数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ML610Q304 数据表(PDF) 2 Page - LAPIS Semiconductor Co., Ltd.

部件名 ML610Q304
功能描述  8-bit Microcontroller with Voice Output Function
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LAPIS [LAPIS Semiconductor Co., Ltd.]
网页  http://www.lapis-semi.com/
标志 LAPIS - LAPIS Semiconductor Co., Ltd.

ML610Q304 数据表(HTML) 2 Page - LAPIS Semiconductor Co., Ltd.

  ML610Q304 Datasheet HTML 1Page - LAPIS Semiconductor Co., Ltd. ML610Q304 Datasheet HTML 2Page - LAPIS Semiconductor Co., Ltd. ML610Q304 Datasheet HTML 3Page - LAPIS Semiconductor Co., Ltd. ML610Q304 Datasheet HTML 4Page - LAPIS Semiconductor Co., Ltd. ML610Q304 Datasheet HTML 5Page - LAPIS Semiconductor Co., Ltd. ML610Q304 Datasheet HTML 6Page - LAPIS Semiconductor Co., Ltd. ML610Q304 Datasheet HTML 7Page - LAPIS Semiconductor Co., Ltd. ML610Q304 Datasheet HTML 8Page - LAPIS Semiconductor Co., Ltd. ML610Q304 Datasheet HTML 9Page - LAPIS Semiconductor Co., Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 28 page
background image
FEDL610Q304-01
ML610Q304
2/28
•Successive approximation type A/D converter
− 10-bit A/D converter
− Input: 3ch (ch0-2:External input)
− Conversion time: 24.4 µs per channel at 4.096MHz VDD≧2.2V
− Conversion time: 12.2 µs per channel at 8.192MHz VDD≧2.5V
•Synchronous serial port
− 2ch
− Master/slave selectable
− LSB first/MSB first selectable
− 8-bit length/16-bit length selectable
•UART
− Half-duplex × 1ch
− TXD/RXD
− Bit length, parity/no parity, odd parity/even parity, 1 stop bit/2 stop bits
− Positive logic/negative logic selectable
− Built-in baud rate generator
•I2C bus interface
− Slave function and Master function
− Fast mode (400 kbps), standard mode (100 kbps)
•General-purpose ports
− Input-only port × 1ch
− Output-only port × 3ch (including secondary functions)
− Input/output × 11ch (including secondary functions)(P40 to P42 uses also as an A/D converter input port.)
•Speaker amplifier(D-class) output power
− 1.0W(at 5.0V)/0.45W(at 3.0V)
− Disconnection detection circuit
− Speaker pin short detection circuit
− PLL oscillation stop detection reset
•Reset
− Reset through the RESET_N pin
− Power-on reset generation when powered on
− Reset by the watchdog timer (WDT) overflow
− PLL oscillation stop detection reset
•Clock
− Low-speed clock
Built-in RC oscillation (32.768 kHz)
− High-speed clock
Built-in PLL oscillation (4.096MHz,8.192MHz,etc)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com