| 数据搜索系统,热门电子元器件搜索 |
|
ADP7156ARDZ-3.3-R7 数据表(PDF) 21 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP7156ARDZ-3.3-R7 数据表(HTML) 21 Page - Analog Devices |
|
21 / 23 page ![]() ADP7156 Data Sheet Rev. A | Page 20 of 22 PRINTED CIRCUIT BOARD (PCB) LAYOUT CONSIDERATIONS Place the input capacitor as close as possible between the VIN pin and ground. Place the output capacitor as close as possible between the VOUT pin and ground. Place the bypass capacitors (CREG, CREF, and CBYP) for VREG, VREF, and VBYP close to the respec- tive pins (VREG, REF, and BYP) and ground. The use of a 0805, 0603, or 0402 size capacitor achieves the smallest possible footprint solution on boards where area is limited. Maximize the amount of ground metal for the exposed pad, and use as many vias as possible on the component side to improve thermal dissipation. Figure 62. Sample 10-Lead LFCSP PCB Layout Figure 63. Sample 8-Lead SOIC PCB Layout |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |