| 数据搜索系统,热门电子元器件搜索 |
|
ICS9219 数据表(PDF) 5 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
ICS9219 数据表(HTML) 5 Page - Integrated Circuit Systems |
|
5 / 8 page ![]() 5 ICS9219 0931B—10/25/04 Switching Characteristics over Recommended Operating Free-Air Temperature Range. MIN TYP** MAX UNIT t(CYCLE) 1.8 3.7 ns 400 MHz 42 50 533 MHz 33 50 400 MHz 300 533 MHz 300 DC 43% 51 53% 400 MHz 30 50 533 MHz 30 50 tCR, tDF Output rise and fall times (measured at 20%-80% of output voltage) BUSCLKT/C 120 250 400 ps ∆t RF 50 100 ps tCYCLE(L) 80 142.2 ns t(CJ) -0.2 0.1 0.2 ns t(CJ10) -1.3 t(CJ) 1.3 t(CJ) ns DC(2) Output duty cycle REF 47% 50 53% tCRL, tCFL Output rise and fall times (measured at 20%-80% of output voltage) REF 0.8 1 ns -3 -20 TEST CONDITIONS* Clock cycle time (BUSCLKT/C) PARAMETER See Figure 7 See Figure 7 Difference between rise and fall times on a single device (20% ± 80%) |tCR - tCF| Output duty cycle over 10,000 cycles REF cycle jitter REF 10-cycle jitter Clock cycle time (REF) See Figure 8 Measured at 50% dB PLL loop bandwidth See Figure 7 fmod = 50 kHz fmod = 8 MHz ps ps ps See Figure 6 See Figure 4 See Figure 3 See Figure 5 Total jitter over 1, 2, 3, 4, 5 or 6 clock cycles tJ tJL tDC,ERR Output cycle-to-cycle duty cycle error Long-term jitter |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |