数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STLUX385ATR 数据表(PDF) 39 Page - STMicroelectronics

部件名 STLUX385ATR
功能描述  Digital controllers for lighting and power conversion applications with up to 6 programmable PWM generators, 96 MHz PLL, DALI
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STLUX385ATR 数据表(HTML) 39 Page - STMicroelectronics

Back Button STLUX385ATR Datasheet HTML 35Page - STMicroelectronics STLUX385ATR Datasheet HTML 36Page - STMicroelectronics STLUX385ATR Datasheet HTML 37Page - STMicroelectronics STLUX385ATR Datasheet HTML 38Page - STMicroelectronics STLUX385ATR Datasheet HTML 39Page - STMicroelectronics STLUX385ATR Datasheet HTML 40Page - STMicroelectronics STLUX385ATR Datasheet HTML 41Page - STMicroelectronics STLUX385ATR Datasheet HTML 42Page - STMicroelectronics STLUX385ATR Datasheet HTML 43Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 126 page
background image
DocID027870 Rev 1
39/126
STLUX
I/O multifunction signal configuration
126
7.3.1
Port P1 I/O multiplexing signal
Figure 11 shows an outline view of the port P1 signal multiplexing scheme.
Figure 11. Port P1 I/O multiplexing scheme
Note:
The P1 [5:0] output signals may be read back from the P1_IDR register only when the pins
are configured as GPIO out or PWM signals.
The PWM internal signal is read back also by its own SMED through the
SMD<n>_FSM_STS register.
Verify pin availability in device pin Table 4 on page 32.
7.3.2
P1 programmable pull-up feature
The pad pull-up resistances (47 k
) of the Port1 may be configured through the GPIO1
internal register.
7.4
Port P2 I/O multifunction configuration signal
The Port2 I/O multifunction pins, similarly to the Port0 and Port2, can be individually
configured through the following set of registers based on the selected device configuration
policy:
Cold configuration: AFR_IOMXP2 option byte registers (refer to Section 10: Option
bytes on page 60. After reset the P2 signals are configured in line with AFR_IOMXP2
contents.
Warm configuration: MSC_IOMXP2 miscellaneous register (refer to Section 7.5). After
reset the P2 signals are configured as DIGIN input lines with the pull-up enabled.
Table 8 summarizes the port P2 configurations selected by the register fields
Sel_p25…Sel_p20 which respectively control the bits [5]… [0] of port P2. The P2 [0] is
configured by the CCOEN bit field of the register CKC_CCOR. The SWIM alternate function
signal (when available) is controlled by the Sel_SWIM bit field provided by registers
AFR_IOMXP2 [7] and MSC_IOMXP2 [7].



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com