STM32F401CB datasheet(96/135 Pages) STMICROELECTRONICS

96 / 135 page

DocID024738 Rev 6

96/135

STM32F401xB STM32F401xC

Electrical characteristics

113

6.3.19

Communications interfaces

I2C interface characteristics

The I2C interface meets the requirements of the standard I2C communication protocol with

the following restrictions: the I/O pins SDA and SCL are mapped to are not “true” open-

drain. When configured as open-drain, the PMOS connected between the I/O pin and VDD is

disabled, but is still present.

The I2C characteristics are described in Table59. Refer also to Section 6.3.16: I/O port

characteristics for more details on the input/output alternate function characteristics (SDA

and SCL).

The I2C bus interface supports standard mode (up to 100 kHz) and fast mode (up to 400

kHz). The I2C bus frequency can be increased up to 1 MHz. For more details about the

complete solution, please contact your local ST sales representative.

Table 59. I2C characteristics

Symbol

Parameter

Standard mode I2C(1)

Fast mode I2C(1)(2)

Unit

Min

Max

Min

Max

tw(SCLL)

SCL clock low time

4.7

1.3

µs

tw(SCLH)

SCL clock high time

4.0

0.6

tsu(SDA)

SDA setup time

250

100

th(SDA)

SDA data hold time

900(3)

tr(SDA)

tr(SCL)

SDA and SCL rise time

1000

300

tf(SDA)

tf(SCL)

SDA and SCL fall time

300

th(STA)

Start condition hold time

4.0

0.6

µs

tsu(STA)

Repeated Start condition setup time

4.7

0.6

tsu(STO)

Stop condition setup time

4.0

0.6

µs

tw(STO:STA) Stop to Start condition time (bus free)

4.7

1.3

µs

tSP

Pulse width of the spikes that are

suppressed by the analog filter for

standard fast mode

050(4)

Capacitive load for each bus line

400

1. Guaranteed by design.

2. fPCLK1 must be at least 2 MHz to achieve standard mode I2C frequencies. It must be at least 4 MHz to achieve fast mode

I2C frequencies, and a multiple of 10 MHz to reach the 400 kHz maximum I2C fast mode clock.

3. The maximum data hold time has only to be met if the interface does not stretch the low period of SCL signal.

4. The minimum width of the spikes filtered by the analog filter is above tSP (max).

STM32F401CB 数据表(PDF) 96 Page - STMicroelectronics

STM32F401CB 数据表(HTML) 96 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载