| 数据搜索系统,热门电子元器件搜索 |
|
STM32F446RC 数据表(PDF) 170 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F446RC 数据表(HTML) 170 Page - STMicroelectronics |
|
170 / 202 page ![]() Electrical characteristics STM32F446xC/E 170/202 DocID027107 Rev 6 Table 100. SDRAM read timings(1)(2) 1. CL = 30 pF on data and address lines. CL=15pF on FMC_SDCLK. 2. Guaranteed based on test during characterization. Symbol Parameter Min Max Unit tw(SDCLK) FMC_SDCLK period 2THCLK-0.5 2THCLK+0.5 ns tsu(SDCLKH _Data) Data input setup time 1 - th(SDCLKH_Data) Data input hold time 4 - td(SDCLKL_Add) Address valid time - 3 td(SDCLKL_ SDNE) Chip select valid time - 1.5 th(SDCLKL_SDNE) Chip select hold time 0 - td(SDCLKL_SDNRAS) SDNRAS valid time - 1.5 th(SDCLKL_SDNRAS) SDNRAS hold time 0 - td(SDCLKL_SDNCAS) SDNCAS valid time - 0.5 th(SDCLKL_SDNCAS) SDNCAS hold time 0 - Table 101. LPSDR SDRAM read timings(1)(2) 1. CL = 10 pF. 2. Guaranteed based on test during characterization. Symbol Parameter Min Max Unit tw(SDCLK) FMC_SDCLK period 2THCLK - 0.5 2THCLK + 0.5 ns tsu(SDCLKH _Data) Data input setup time 1 - th(SDCLKH_Data) Data input hold time 5 - td(SDCLKL_Add) Address valid time - 3 td(SDCLKL_ SDNE) Chip select valid time - 3 th(SDCLKL_SDNE) Chip select hold time 0 - td(SDCLKL_SDNRAS) SDNRAS valid time - 2 th(SDCLKL_SDNRAS) SDNRAS hold time 0 - td(SDCLKL_SDNCAS) SDNCAS valid time - 2 th(SDCLKL_SDNCAS) SDNCAS hold time 0 - |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |