STM32F446RC datasheet(172/202 Pages) STMICROELECTRONICS

172 / 202 page

Electrical characteristics

STM32F446xC/E

172/202

DocID027107 Rev 6

6.3.27

Camera interface (DCMI) timing specifications

Unless otherwise specified, the parameters given in Table 104 for DCMI are derived

from tests performed under the ambient temperature, fHCLK frequency and VDD supply

voltage summarized in Table 16, with the following configuration:

•

DCMI_PIXCLK polarity: falling

•

DCMI_VSYNC and DCMI_HSYNC polarity: high

•

Data formats: 14 bits

Table 103. LPSDR SDRAM write timings(1)(2)

1. CL = 10 pF.

2. Guaranteed based on test during characterization.

Symbol

Parameter

Min

Max

Unit

F(SDCLK)

Frequency of operation

MHz

tw(SDCLK)

FMC_SDCLK period

2THCLK - 0.5

2THCLK + 0.5

td(SDCLKL _Data)

Data output valid time

th(SDCLKL _Data)

Data output hold time

0.5

td(SDCLK _Add)

Address valid time

td(SDCLKL _SDNWE)) SDNWE valid time

th(SDCLKL_SDNWE)) SDNWE hold time

td(SDCLKL_SDNE))

Chip select valid time

2.5

th(SDCLKL_ SDNE)

Chip select hold time

td(SDCLKL_SDNRAS) SDNRAS valid time

th(SDCLKL_SDNRAS) SDNRAS hold time

td(SDCLKL_SDNCAS) SDNCAS valid time

td(SDCLKL_SDNCAS) SDNCAS hold time

Table 104. DCMI characteristics

Symbol

Parameter

Min

Max

Unit

Frequency ratio DCMI_PIXCLK/fHCLK

-0.4

DCMI_PIXCLK Pixel clock input

MHz

DPixel

Pixel clock input duty cycle

tsu(DATA)

Data input setup time

th(DATA)

Data input hold time

3.5

tsu(HSYNC)

tsu(VSYNC)

DCMI_HSYNC/DCMI_VSYNC input setup time

th(HSYNC)

th(VSYNC)

DCMI_HSYNC/DCMI_VSYNC input hold time

STM32F446RC 数据表(PDF) 172 Page - STMicroelectronics

STM32F446RC 数据表(HTML) 172 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载