VN7040AS datasheet(7/55 Pages) STMICROELECTRONICS

7 / 55 page

VN7040AJ, VN7040AS

Block diagram and pin description

DocID027400 Rev 3

7/55

Block diagram and pin description

Figure 1: Block diagram

Table 1: Pin functions

Name

Function

VCC

Battery connection.

OUTPUT

Power outputs.

GND

Ground connection. Must be reverse battery protected by an external diode / resistor

network.

INPUT

Voltage controlled input pin with hysteresis, compatible with 3 V and 5 V CMOS

outputs. It controls output switch state.

MultiSense

Multiplexed analog sense output pin; it delivers a current proportional to the selected

diagnostic: load current, supply voltage or chip temperature.

SEn

Active high compatible with 3 V and 5 V CMOS outputs pin; it enables the MultiSense

diagnostic pin.

SEL0,1

Active high compatible with 3 V and 5 V CMOS outputs pin; they address the

MultiSense multiplexer.

FaultRST

Active low compatible with 3 V and 5 V CMOS outputs pin; it unlatches the output in

case of fault; If kept low, sets the outputs in auto-restart mode.

Control & Diagnostic

VCC

VON

Limitation

Current

Limitation

VCC – OUT

Clamp

Internal supply

OUTPUT

Current

Sense

GND

Undervoltage

shut-down

VCC – GND

Clamp

Fault

Short to VCC

Open-Load in OFF

Overtemperature

Power Limitation

VSENSEH

INPUT

SEL0

SEL1

SEn

MultiSense

FaultRST

VCC

Gate Driver

GAPGCFT00328

VN7040AS 数据表(PDF) 7 Page - STMicroelectronics

VN7040AS 数据表(HTML) 7 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

数据表下载