MCP79400T-ISLASHMNY datasheet(10/62 Pages) MICROCHIP

10 / 62 page

MCP79400/MCP79401/MCP79402

DS20005009F-page 10

 2011-2016 Microchip Technology Inc.

FIGURE 4-2:

ACKNOWLEDGE TIMING

4.1.2

DEVICE ADDRESSING

The control byte is the first byte received following the

Start condition from the master device (Figure 4-3).

The control byte begins with a 4-bit control code. For

the MCP7940X, this is set as ‘1010’ for EEPROM read

and write operations, and ‘1101’ for SRAM/RTCC

are non-configurable Chip Select bits that must always

be set to ‘1’.

The last bit of the control byte defines the operation to

be performed. When set to a ‘1’ a read operation is

selected, and when set to a ‘0’ a write operation is

selected.

The combination of the 4-bit control code and the three

Chip Select bits is called the slave address. Upon

receiving a valid slave address, the slave device

outputs an acknowledge signal on the SDA line.

Depending on the state of the R/W bit, the MCP7940X

will select a read or a write operation.

FIGURE 4-3:

CONTROL BYTE FORMAT

SCL

Transmitter must release the SDA line at this point

allowing the Receiver to pull the SDA line low to

acknowledge the previous eight bits of data.

Receiver must release the SDA line at this point

so the Transmitter can continue sending data.

Data from transmitter

SDA

Acknowledge

Bit

SACK

R/W

Control Code

Chip Select

Bits

Slave Address

Acknowledge Bit

Start Bit

Read/Write Bit

SACK

R/W

EEPROM Control Byte

RTCC Register/SRAM Control Byte

MCP79400T-I/MNY 数据表(PDF) 10 Page - Microchip Technology

MCP79400T-I/MNY 数据表(HTML) 10 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

数据表下载