| 数据搜索系统,热门电子元器件搜索 |
|
STM32F413CG 数据表(PDF) 35 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F413CG 数据表(HTML) 35 Page - STMicroelectronics |
|
35 / 207 page ![]() DocID029162 Rev 2 35/207 STM32F413xG/H Functional overview 42 independent channels for input capture/output compare, PWM or one-pulse mode output. This gives up to 15 input capture/output compare/PWMs TIM2. TIM3, TIM4 and TIM5 general-purpose timers can operate together or in conjunction with the other general-purpose timers and TIM1 advanced-control timer via the Timer Link feature for synchronization or event chaining. Any of these general-purpose timers can be used to generate PWM output. TIM2. TIM3, TIM4 and TIM5 channels have independent DMA request generation. They are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 4 hall-effect sensors. • TIM9, TIM10, TIM11, TIM12, TIM13 and TIM14 These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM10, TIM11, TIM13 and TIM14 feature one independent channel, whereas TIM9 and TIM12 have two independent channels for input capture/output compare, PWM or one- pulse mode output. They can be synchronized with TIM2. TIM3, TIM4 and TIM5 full- featured general-purpose timers or used as simple time bases. 3.22.3 Basic timer (TIM6, TIM7) TIM6 and TIM7 timers are basic 16-bit timers. They support independent DMA request generation. 3.22.4 Low-power timer (LPTIM1) The low-power timer (LPTIM1) features an independent clock and runs in Stop mode if it is clocked by LSE, LSI or by an external clock. LPTIM1 is able to wakeup the devices from Stop mode. The low-power timer main features are the following: • 16-bit up counter with 16-bit autoreload register • 16-bit compare register • Configurable output: pulse, PWM • Continuous / one shot mode • Selectable software / hardware input trigger • Selectable clock source – Internal clock source: LSE, LSI, HSI or APB1 clock – External clock source over LPTIM1 input (working even with no internal clock source running, used by the pulse counter application) • Programmable digital glitch filter • Encoder mode • Active in Stop mode. 3.22.5 Independent watchdog The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |