| 数据搜索系统,热门电子元器件搜索 |
|
LAN9215 数据表(PDF) 21 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
LAN9215 数据表(HTML) 21 Page - SMSC Corporation |
|
21 / 144 page ![]() 16-bit Non-PCI 10/100 Ethernet Controller with HP Auto-MDIX Support Datasheet SMSC LAN9215 21 Revision 2.9 (03-01-12) DATASHEET Note 2.1 Please refer to the SMSC application note ”AN14.9 - “Migrating from LAN9115 to the LAN9215” for additional details. PLL Power VDD_PLL P 1 +1.8V Power from the internal PLL regulator. This pin must be connected to a 10uF capacitor (<2 Ohm ESR), in parallel with a 0.01uF capacitor to ground. This pin must not be used to supply power to other external devices. See Note 2.1. PLL Ground VSS_PLL P 1 GND for the PLL (100-TQFP Package Only) Reference Power VDD_REF P 1 Connected to 3.3v power and used as the reference voltage for the internal PLL Reference Ground VSS_REF P 1 Ground for internal PLL reference voltage (100-TQFP Package Only) Ground GND P 12 Common Ground (100-LFBGA Package Only) Table 2.6 MII Interface Signals NAME SYMBOL BUFFER TYPE NUM PINS DESCRIPTION Transmit Clock: TX_CLK I (PD) 1 Transmit Clock: 25MHz in 100Base-TX mode. 2.5MHz in 10Base-T mode. Transmit Data [3:0] TXD[3:0] O8 (PD) 4 Transmit Data 3-0: Data bits that are accepted by the PHY for transmission. When the internal PHY is selected, these signals are driven low (0). Transmit Enable TX_EN O8 (PD) 1 Transmit Enable: Indicates that valid data is presented on the TXD[3:0] signals, for transmission. When the internal PHY is selected, this signal is driven low (0). Receive Clock RX_CLK I (PD) 1 Receive Clock: 25MHz in 100Base-TX mode. 2.5MHz in 10Base-T mode. Receive Error RX_ER I (PD) 1 Receive Error: Asserted by the PHY to indicate that an error was detected somewhere in the frame presently being transferred from the PHY. Collision Detect: COL I (PD) 1 MII Collision Detect: Asserted by the PHY to indicate detection of collision condition. Receive Data[3:0] RXD[3:0] I Note 2.2 1 Receive Data 3-0: Data bits that are sent from the PHY to the Ethernet MAC. See Note 2.2. Carrier Sense CRS I (PD) 1 Carrier Sense: Indicates detection of carrier. Receive Data Valid: RX_DV I (PD) 1 Receive Data Valid: Indicates that recovered and decoded data nibbles are being presented by the PHY on RXD[3:0]. Table 2.5 System and Power Signals (continued) NAME SYMBOL BUFFER TYPE NUM PINS DESCRIPTION |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |