MLX71122_16 datasheet(21/59 Pages) MELEXIS

21 / 59 page

MLX71122

300 to 930MHz FSK/FM/ASK Receiver

Datasheet

REVISION 014 – AUGUST, 2016

Page 21 of 59

390 10 71122 01

3.2. PLL Frequency Synthesizer

The MLX71122 contains an integer-N PLL frequency synthesizer. The reference frequency fR is derived from

a stable crystal reference oscillator.

Fig. 4:

Integer-N PLL Frequency Synthesizer Topology

The locked state of the PLL is defined by the following relations:

VCO

tot

VCO

PFD







(14)

In this formula the total PLL feedback divider ratio is called Ntot. The synthesized output frequency fVCO can

be changed by reprogramming the reference divider or the feedback divider according to





tot

VCO







(15)

The R counter is used to set the channel spacing. Different channels can be selected by changing the total

feedback divider ratio.

Reference

Oscillator

Reference

Divider

Phase-Frequency

Detector

Charge

Pump

VCO

Voltage Controlled

Oscillator

External

Loop Filter

Feedback

Divider

VCC

MLX71122 数据表(PDF) 21 Page - Melexis Microelectronic Systems

MLX71122 数据表(HTML) 21 Page - Melexis Microelectronic Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

数据表下载