数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

BL24C64A 数据表(PDF) 2 Page - SHANGHAI BELLING CO., LTD.

部件名 BL24C64A
功能描述  Random and sequential Read modes
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  BELLING [SHANGHAI BELLING CO., LTD.]
网页  http://www.belling.com.cn
标志 BELLING - SHANGHAI BELLING CO., LTD.

BL24C64A 数据表(HTML) 2 Page - SHANGHAI BELLING CO., LTD.

  BL24C64A Datasheet HTML 1Page - SHANGHAI BELLING CO., LTD. BL24C64A Datasheet HTML 2Page - SHANGHAI BELLING CO., LTD. BL24C64A Datasheet HTML 3Page - SHANGHAI BELLING CO., LTD. BL24C64A Datasheet HTML 4Page - SHANGHAI BELLING CO., LTD. BL24C64A Datasheet HTML 5Page - SHANGHAI BELLING CO., LTD. BL24C64A Datasheet HTML 6Page - SHANGHAI BELLING CO., LTD. BL24C64A Datasheet HTML 7Page - SHANGHAI BELLING CO., LTD. BL24C64A Datasheet HTML 8Page - SHANGHAI BELLING CO., LTD. BL24C64A Datasheet HTML 9Page - SHANGHAI BELLING CO., LTD. Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 17 page
background image
BL24C64A 64Kbits (8,192×8)
BL24C64A 64Kbits (8,192×8) Belling Proprietary Information. Unauthorized Photocopy and Duplication Prohibited
© 2016 Belling All Rights Reserved www.belling.com.cn
2-17
Pin Descriptions
Pin Name
Type
Functions
A0-A2
I
Address Inputs
SDA
I/O
Serial Data
SCL
I
Serial Clock Input
WP
I
Write Protect
GND
P
Ground
Vcc
P
Power Supply
Block Diagram
START STOP
LOGIC
SERIAL CONTROL
LOGIC
SCL
SDA
GND
Vcc
DEVICE ADDRESS
COMPARATOR
LOAD
CCMP
DATA WORD
ADRESS COUNTER
LOAD
INC
Y DECODER
SERIAL MUX
EEPROM
EN
DATA RECOVERY
HIGH VOLTAGE
PUMP/TIMING
DOUT/ACKNOWLEDGE
DIN
DOUT
A0
A1
A2
WP
DEVICE/PAGE ADDRESSES (A2, A1 and A0):
The A2, A1 and A0 pins are device address inputs that are hard
wire for the BL24C64A. Eight 64K devices may be addressed on a single bus system (device addressing
is discussed in detail under the Device Addressing section).
SERIAL DATA (SDA):
The SDA pin is bi-directional for serial data transfer. This pin is open-drain driven
and may be wire-ORed with any number of other open-drain or open- collector devices.
SERIAL CLOCK (SCL):
The SCL input is used to positive edge clock data into each EEPROM device
and negative edge clock data out of each device.
Table 1
Figure 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com