VIPer100SP datasheet(17/23 Pages) STMICROELECTRONICS

17 / 23 page

17/23

VIPer100/SP - VIPer100A/ASP

Figure 23: Recommended Layout

LAYOUT CONSIDERATIONS

Some simple rules insure a correct running of

switching power supplies. They may be classified

into two categories:

- To minimise power loops: the way the switched

power current must be carefully analysed and

the corresponding paths must present the

smallest inner loop area as possible. This

avoids radiated EMC noises, conducted EMC

noises by magnetic coupling, and provides a

better

efficiency

eliminating

parasitic

inductances, especially on secondary side.

- To use different tracks for low level signals and

power ones. The interferences due to a mixing

of signal and power may result in instabilities

and/or anomalous behaviour of the device in

case of violent power surge (Input overvoltages,

output short circuits...).

In case of VIPer, these rules apply as shown on

figure 23. The loops C1-T1-U1, C5-D2-T1, C7-D1-

T1 must be minimised. C6 must be as close as

possible from T1. The signal components C2,

ISO1, C3 and C4 are using a dedicated track to be

connected directly to the source of the device.

VIPerXX0

13V

OSC

COMP

SOURCE

DRAIN

VDD

ISO1

AÃv

qvqrÃivqtr

UÃrpqh

svyrvtÃhqÃyhq

FC00500

VIPer100SP 数据表(PDF) 17 Page - STMicroelectronics

VIPer100SP 数据表(HTML) 17 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

数据表下载