7130LA55PFGI8 datasheet(18/21 Pages) IDT

18 / 21 page

IDT7130SA/LA and IDT7140SA/LA

High-Speed 1K x 8 Dual-Port Static SRAM

Military, Industrial and Commercial Temperature Ranges

Truth Table I — Non-Contention Read/Write Control(4)

Truth Tables

Truth Table II — Interrupt Flag(1,4)

Truth Table III — Address BUSY

Arbitration

NOTES:

1. Pins BUSYL and BUSYR are both outputs for IDT7130 (master). Both are inputs for

IDT7140 (slave). BUSYX outputs on the IDT7130 are open drain, not push-pull

outputs. On slaves the BUSYX input internally inhibits writes.

2. 'L' if the inputs to the opposite port were stable prior to the address and enable inputs

of this port. 'H' if the inputs to the opposite port became stable after the address and

enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = LOW will

result. BUSYL and BUSYR outputs can not be LOW simultaneously.

3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW

regardless of actual logic level on the pin. Writes to the right port are internally

ignored when BUSYR outputs are driving LOW regardless of actual logic level on

the pin.

NOTES:

1. A0L – A10L

≠ A0R – A10R.

2. If BUSY = L, data is not written.

3. If BUSY = L, data may not be valid, see tWDD and tDDD timing.

4. 'H' = VIH, 'L' = VIL, 'X' = DON’T CARE, 'Z' = HIGH IMPEDANCE

NOTES:

1. Assumes BUSYL = BUSYR = VIH

2. If BUSYL = VIL, then No Change.

3. If BUSYR = VIL, then No Change.

4. 'H' = HIGH,' L' = LOW,' X' = DON’T CARE

Inputs(1)

Function

R/W

D0-7

Port Disabled and in Power-Down Mode, ISB2 or ISB4

CER

= CEL = VIH, Power-Down Mode, ISB1 or ISB3

DATAIN

Data on Port Written into Memory(2)

DATAOUT

Data in Memory Output on Port(3)

High Impedance Outputs

2689 tbl 13

Left Port

Right Port

Function

R/WL

CEL

OEL

A9L-A0L

INTL

R/WR

CER

OER

A9R-A0R

INTR

3FF

XXXX

L(2)

Set Right INTR Flag

XXX

3FF

H(3)

Reset Right INTR Flag

XXX

L(3)

3FE

Set Left INTL Flag

3FE

H(2)

Reset Left INTL Flag

2689 tbl 14

Inputs

Outputs

Function

CEL

CER

A0L-A9L

A0R-A9R

BUSYL(1)

BUSYR(1)

NO MATCH

Normal

MATCH

Normal

MATCH

Normal

MATCH

(2)

Write Inhibit(3)

2689 tbl 15

7130LA55PFGI8 数据表(PDF) 18 Page - Integrated Device Technology

7130LA55PFGI8 数据表(HTML) 18 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21

数据表下载

链接网址

7130LA55PFGI8 数据表(PDF) 18 Page - Integrated Device Technology

7130LA55PFGI8 数据表(HTML) 18 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21

数据表 下载

链接网址

数据表下载