| 数据搜索系统,热门电子元器件搜索 |
|
ST6280B 数据表(PDF) 72 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST6280B 数据表(HTML) 72 Page - STMicroelectronics |
|
72 / 78 page ![]() 72/78 ST62T80B/E80B 6.6 TIMER CHARACTERISTICS (TA = -40 to +85°C unless otherwise specified) Note*: When available. 6.7 SPI CHARACTERISTICS (TA = -40 to +85°C unless otherwise specified) 6.8 LCD ELECTRICAL CHARACTERISTICS (TA = -40 to +85°C unless otherwise specified) Notes: 1. The DC offset refers to all segment and common outputs. It is the difference between the measured voltage value and nominal value for every voltage level. 2. An external resistor network is required when VLCD is lower then 4.5V. Symbol Parameter Test Conditions Value Unit Min. Typ. Max. fIN Input Frequency on TIMER Pin* MHz tW Pulse Width at TIMER Pin* VDD = 3.0V VDD >4.5V 1 125 µs ns fINT 8 ---------- Symbol Parameter Test Conditions Value Unit Min. Typ. Max. FCL Clock Frequency Applied on Scl 1 MHz tSU Set-up Time Applied on Sin 50 ns th Hold Time Applied onSin 100 ns Symbol Parameter Test Conditions Value Unit Min. Typ. Max. Vos DC Offset Voltage VLCD = Vdd, no load 50 mV VOH COM High Level, Output Voltage SEG High Level, Output Voltage I=100µA, VLCD=5V I=50µA, VLCD=5V 4.5 V VOL COM Low Level, Output Voltage SEG Low Level, Output Voltage I=100µA, VLCD=5V I=50µA, VLCD=5V 0.5 VLCD Display Voltage See Note 2 VDD -0.2 10 1118 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |