数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCA84C441 数据表(PDF) 6 Page - NXP Semiconductors

部件名 PCA84C441
功能描述  8-bit microcontrollers with OSD and VST
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

PCA84C441 数据表(HTML) 6 Page - NXP Semiconductors

Back Button PCA84C441 Datasheet HTML 2Page - NXP Semiconductors PCA84C441 Datasheet HTML 3Page - NXP Semiconductors PCA84C441 Datasheet HTML 4Page - NXP Semiconductors PCA84C441 Datasheet HTML 5Page - NXP Semiconductors PCA84C441 Datasheet HTML 6Page - NXP Semiconductors PCA84C441 Datasheet HTML 7Page - NXP Semiconductors PCA84C441 Datasheet HTML 8Page - NXP Semiconductors PCA84C441 Datasheet HTML 9Page - NXP Semiconductors PCA84C441 Datasheet HTML 10Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 40 page
background image
Table 1
Pin description
Note
1. 84CX40; 84CX43 denotes the types: PCA84C440, PCA84C443, PCA84C640, PCA84C643, PCA84C840 and PCA84C843.
84CX41; 84CX44 denotes the types: PCA84C441, PCA84C444, PCA84C641, PCA84C644, PCA84C841 and PCA84C844.
SYMBOL(1)
PIN(1)
DESCRIPTION
84CX40; 84CX43 84CX41; 84CX44 84CX40; 84CX43 84CX41; 84CX44
Deviating pinning
DP1.0 to DP1.4
DP1.0 to DP1.3
41, 38, 37, 36, 34 41, 38, 37, 36
Derivative Port 1: quasi-bidirectional I/O lines.
T1
T1
29
34
Direct testable pin and event counter input.
DOSC1
−
28
−
Connection to RC oscillator of OSD clock.
−
DOSC1/DOSC2
−
28, 29
Connections to LC oscillator of OSD clock.
Mutual pinning
DP0.0/TDAC
1
Derivative Port 0: quasi-bidirectional I/O line or 14-bit DAC PWM.
DP0.1 to DP0.5/PWM1 to PWM5
2 to 6
Derivative Port 1: quasi-bidirectional I/O lines or 6-bit DAC PWM.
P1.0 to P1.4
7, 8, 10, 11 and 12
Port 1: quasi-bidirectional I/O lines.
P0.0 to P0.7
13 to 20
Port 0: quasi-bidirectional I/O port.
DP1.7/AFC
9
Derivative Port 1:
quasi-bidirectional I/O line or comparator input with 3-bit DAC.
DP0.6/SDA
40
Derivative open drain I/O port or I2C-bus data line.
DP0.7/SCL
39
Derivative open drain I/O port or I2C- bus clock line.
INT/T0
35
External interrupt or direct testable line.
DP1.5 and DP1.6/VOW2 and VOW1
23, 22
Derivative Port 1:
quasi-bidirectional I/O lines or character video output.
RESET
33
Initialize input, active LOW.
XTAL2, XTAL1
32, 31
Oscillator output or input terminal for system clock.
TEST/EMU
30
Control input for testing and emulation mode. Ground for normal
operation.
VSYNCN
27
Vertical synchronous signal input.
HSYNCN
26
Horizontal synchronous signal input.
VOB
25
Blanking output.
VOW3
24
Character video output of OSD.
VSS
21
Ground.
VDD
42
Power supply.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com