AD8290ACPZ-R71 datasheet(7/21 Pages) AD

7 / 21 page

AD8290

Rev. B | Page 6 of 20

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

RSET

GND

NC = NO CONNECT

VCC

ENBL

VOUT

AD8290

TOP

VIEW

(Not to Scale)

Figure 2. Pin Configuration

Table 4. Pin Function Descriptions

Pin No.

Mnemonic

Description

Tie to Ground1 or Pin 16.

VCC

Positive Power Supply Voltage.

ENBL

Logic 1 enables the part, and Logic 0 disables the part.

VOUT

Open End of Internal 10 kΩ Resistor. Tie one end of external antialiasing filter capacitor (6.8 nF) to this pin, and tie

the other end to ground.1

CF2

Tie one end of the CFILTER (68 nF) that is in parallel with the internal gain resistor to this pin.

CF1

Tie the other end of the CFILTER (68 nF) that is in parallel with the internal gain resistor to this pin.

Tie to Ground.1

GND

Ground1 or Negative Power Supply Voltage.

RSET

Tie one end of Resistor RSET to this pin to set the excitation current and tie the other end of Resistor RSET to Pin 10.

Tie to Ground.1

IOUT

Excitation Current Output. Tie one end of CBRIDGE (0.1 μF) to this pin and tie the other end of CBRIDGE to ground.1

VINN

Negative Input Terminal.

VINP

Positive Input Terminal.

Tie to Ground1 or Pin 1.

17/Pad

Pad should be floating and not tied to any potential.

1 During dual-supply operation, ground becomes the negative power supply voltage.

AD8290ACPZ-R71 数据表(PDF) 7 Page - Analog Devices

AD8290ACPZ-R71 数据表(HTML) 7 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21

数据表下载