PCF85 datasheet(3/24 Pages) ICST

3 / 24 page

1997 Feb 13

Philips Semiconductors

Product speciﬁcation

256 to 1024

× 8-bit CMOS EEPROMs with

I2C-bus interface

PCF85xxC-2 family

FEATURES

• Low power CMOS:

– maximum operating current:

2.0 mA (PCF8582C-2)

2.5 mA (PCF8594C-2)

4.0 mA (PCF8598C-2)

– maximum standby current 10

µA (at 6.0 V),

typical 4

µA

• Non-volatile storage of:

– 2 kbits organized as 256

× 8-bit (PCF8582C-2)

– 4 kbits organized as 512

× 8-bit (PCF8594C-2)

– 8 kbits organized as 1024

× 8-bit (PCF8598C-2)

• Single supply with full operation down to 2.5 V

• On-chip voltage multiplier

• Serial input/output I2C-bus

• Write operations:

– byte write mode

– 8-byte page write mode

(minimizes total write time per byte)

• Read operations:

– sequential read

– random read

• Internal timer for writing (no external components)

• Power-on-reset

• High reliability by using a redundant storage code

• Endurance: 1000000 Erase/Write (E/W) cycles at

Tamb =22 °C

• 10 years non-volatile data retention time

• Pin and address compatible to: PCF8570, PCF8571,

PCF8572 and PCF8581.

GENERAL DESCRIPTION

The PCF85xxC-2 is a family of floating gate Electrically

Erasable Programmable Read Only Memories

(EEPROMs) with 2, 4 and 8 kbits (256, 512 and

1024

× 8-bit). By using an internal redundant storage code

it is fault tolerant to single bit errors. This feature

dramatically increases the reliability compared to

conventional EEPROMs. Power consumption is low due to

the full CMOS technology used. The programming voltage

is generated on-chip, using a voltage multiplier.

As data bytes are received and transmitted via the serial

I2C-bus, a package using eight pins is sufficient. Up to

eight PCF85xxC-2 devices may be connected to the

I2C-bus. Chip select is accomplished by three address

inputs (A0, A1 and A2).

Timing of the E/W cycle is carried out internally, thus no

external components are required. Pin 7 (PTC) must be

connected to either VDD or left open-circuit. There is an

option of using an external clock for timing the length of an

E/W cycle.

QUICK REFERENCE DATA

SYMBOL

PARAMETER

CONDITIONS

MIN.

MAX.

UNIT

VDD

supply voltage

2.5

6.0

IDDR

supply current read

fSCL = 100 kHz

VDD = 2.5 V

−

µA

VDD =6V

−

200

µA

IDDW

supply current E/W

fSCL = 100 kHz

PCF8582C-2

VDD = 2.5 V

−

0.6

VDD =6V

−

2.0

PCF8594C-2

VDD = 2.5 V

−

0.8

VDD =6V

−

2.5

PCF8598C-2

VDD = 2.5 V

−

1.0

VDD =6V

−

4.0

IDD(stb)

standby supply current

VDD = 2.5 V

−

3.5

µA

VDD =6V

−

µA

PCF85 数据表(PDF) 3 Page - Integrated Circuit Systems

PCF85 数据表(HTML) 3 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表下载

链接网址

PCF85 数据表(PDF) 3 Page - Integrated Circuit Systems

PCF85 数据表(HTML) 3 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表 下载

链接网址

数据表下载