数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MB91F577CSPMC 数据表(PDF) 142 Page - Cypress Semiconductor

部件名 MB91F577CSPMC
功能描述  32-bit RISC, load/store architecture, 5-stage pipeline
PDF  163 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CYPRESS [Cypress Semiconductor]
网页  http://www.cypress.com
标志 CYPRESS - Cypress Semiconductor

MB91F577CSPMC 数据表(HTML) 142 Page - Cypress Semiconductor

Back Button MB91F577CSPMC Datasheet HTML 138Page - Cypress Semiconductor MB91F577CSPMC Datasheet HTML 139Page - Cypress Semiconductor MB91F577CSPMC Datasheet HTML 140Page - Cypress Semiconductor MB91F577CSPMC Datasheet HTML 141Page - Cypress Semiconductor MB91F577CSPMC Datasheet HTML 142Page - Cypress Semiconductor MB91F577CSPMC Datasheet HTML 143Page - Cypress Semiconductor MB91F577CSPMC Datasheet HTML 144Page - Cypress Semiconductor MB91F577CSPMC Datasheet HTML 145Page - Cypress Semiconductor MB91F577CSPMC Datasheet HTML 146Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 142 / 163 page
background image
Document Number: 002-04725 Rev.*A
Page 142 of 163
MB91570 Series
13.4.14 External bus I/F (synchronous mode) timing
(TA: Recommended operating conditions, VCC5 = VCCE = AVCC = 5.0V±10%, VSS = AVSS = 0.0V)
(External load capacitance 50pF)
Parameter
Symbol
Pin name
Value
Unit
Remarks
Min
Max
Cycle time
tCYC
SYSCLK
25
–
ns
ASX delay time
tCHASL,
tCHASH
SYSCLK,
ASX
0.5
18
ns
CS0X to CS3X delay
time
tCHCSL,
tCHCSH
SYSCLK,
CS0X to CS3X
0.5
18
ns
A00 to A21 delay time
tCHAV,
tCHAX
SYSCLK,
A00 to A21
0.5
18
ns
RDX delay time
tCHRL,
tCHRH
SYSCLK,
RDX
0.5
18
ns
RDX minimum pulse
tRLRH
RDX
tCYC×
2 - 20
–
ns
RWT=1, set RWT to 1 or more. *
Data setup
→ RDX ↑
time
tDSRH
RDX,
D16 to D31
18 +
tCYC
–
ns
RWT=1, set RWT to 1 or more. *
RDX
↑→ data hold
tRHDH
0
–
ns
WRnX delay time
tCHWL,
tCHWH
SYSCLK,
WR0X, WR1X
0.5
18
ns
WRnX minimum pulse width
tWLWH
WR0X, WR1X
tCYC - 10
–
ns
WWT=0 *
SYSCLK
↑→
data output time
tCHDV
SYSCLK,
D16 to D31
0.5
18
ns
SYSCLK
↑→ data
hold time
tCHDX
–
18
ns
Set WRCS to 1 or more.
SYSCLK
↑→ address output
time
tCHMAV
SYSCLK,
D16 to D31
0.5
18
ns
SYSCLK
↑→ address hold time t
CHMAX
–
18
ns
In multiplex mode, set as follows:
Set CSWR and CSRD to 2 or more.
ASCY must satisfy the following
conditions because of setting
ADCY>ASCY and protocol violation
prevention.
ADCY + 1 ≤ ACS + CSRD
ADCY + 1 ≤ ACS + CSWR
ASCY + 1 ≤ ACS + CSRD
ASCY + 1 ≤ ACS + CSWR
Refer to Hardware Manual for details.
*: If the bus is expanded by automatic wait insertion or RDY input, add time (tCYC × the number of expanded cycles) to the rated
value.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com