| 数据搜索系统,热门电子元器件搜索 |
|
ADP7183ACPZN0.5-R7 数据表(PDF) 18 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP7183ACPZN0.5-R7 数据表(HTML) 18 Page - Analog Devices |
|
18 / 19 page ![]() ADP7183 Data Sheet Rev. 0 | Page 18 of 19 PCB LAYOUT CONSIDERATIONS Place the input capacitor (CIN) as close as possible to the VIN and GND pins. Place the output capacitor (COUT) as close as possible to the VOUT and GND pins. Place bypass capacitors (CA and CREG) close to the respective pins (VA and VREG) and GND. Use of 0805 or 0603 size capacitors and resistors achieves the smallest possible footprint solution on boards where area is limited. Connect the exposed pad to VIN. Figure 53. Evaluation Board Figure 54. Typical Board Layout, Top Side Figure 55. Typical Board Layout, Bottom Side |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |