数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8778 数据表(PDF) 21 Page - Wolfson Microelectronics plc

部件名 WM8778
功能描述  24 BIT 192KHZ STEREO CODEC
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8778 数据表(HTML) 21 Page - Wolfson Microelectronics plc

Back Button WM8778 Datasheet HTML 17Page - Wolfson Microelectronics plc WM8778 Datasheet HTML 18Page - Wolfson Microelectronics plc WM8778 Datasheet HTML 19Page - Wolfson Microelectronics plc WM8778 Datasheet HTML 20Page - Wolfson Microelectronics plc WM8778 Datasheet HTML 21Page - Wolfson Microelectronics plc WM8778 Datasheet HTML 22Page - Wolfson Microelectronics plc WM8778 Datasheet HTML 23Page - Wolfson Microelectronics plc WM8778 Datasheet HTML 24Page - Wolfson Microelectronics plc WM8778 Datasheet HTML 25Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 50 page
background image
Product Preview
WM8778
w
PP Rev 1.7 June 2004
21
The MSB of the left channel ADC data is output on DOUT and changes on the same falling edge of
ADCBCLK as the low to high ADCLRC transition and may be sampled on the rising edge of
ADCBCLK. The right channel ADC data is contiguous with the left channel data (Figure 18).
ADCLRC
ADCBCLK
DOUT
Word Length (WL)
1/fs
LEFT CHANNEL
n
2
1
n-1
LSB
MSB
n
2
1
n-1
RIGHT CHANNEL
NO VALID DATA
1
Figure 18 DSP Late Mode Timing Diagram – ADC Data Output
In both early and late DSP modes, the left channel is always sent first, followed immediately by the
right channel. No DACBCLK edges are allowed between the data words.
CONTROL INTERFACE OPERATION
The WM8778 is controlled by writing to registers through a serial control interface. A control word
consists of 16 bits. The first 7 bits (B15 to B9) are address bits that select which control register is
accessed. The remaining 9 bits (B8 to B0) are data bits, corresponding to the 9 bits in each control
register. The control interface can operate as either a 3-wire or 2-wire MPU interface. The MODE pin
selects the interface format, as shown in Table 10.
MODE
CONTROL MODE
0
2 wire software
Z / midrail
Hardware
1
3 wire software
Table 10 Control Interface Selection via MODE Pin
The control interface is 5V tolerant, meaning that the control interface input signals CE, CL and DI as
well as MODE may have an input high level of 5V while DVDD is 3V. Input thresholds are determined
by DVDD.
3-WIRE (SPI COMPATIBLE) SERIAL CONTROL MODE
In 3-wire mode, every rising edge of CL clocks in one data bit from the DI pin. A rising edge on CE
latches in a complete control word consisting of the last 16 bits. The 3-wire interface protocol is
shown in Figure 19.
Figure 19 3-wire SPI Compatible Interface
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
DI
CL
CE
control register address
control register data bits
latch



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com