数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ICS309 数据表(PDF) 2 Page - Integrated Circuit Systems

部件名 ICS309
功能描述  SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTHESIZER
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ICST [Integrated Circuit Systems]
网页  http://www.icst.com
标志 ICST - Integrated Circuit Systems

ICS309 数据表(HTML) 2 Page - Integrated Circuit Systems

  ICS309 Datasheet HTML 1Page - Integrated Circuit Systems ICS309 Datasheet HTML 2Page - Integrated Circuit Systems ICS309 Datasheet HTML 3Page - Integrated Circuit Systems ICS309 Datasheet HTML 4Page - Integrated Circuit Systems ICS309 Datasheet HTML 5Page - Integrated Circuit Systems ICS309 Datasheet HTML 6Page - Integrated Circuit Systems ICS309 Datasheet HTML 7Page - Integrated Circuit Systems ICS309 Datasheet HTML 8Page - Integrated Circuit Systems  
Zoom Inzoom in Zoom Outzoom out
 2 / 8 page
background image
SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTHESIZER
MDS 309 G
2
Revision 122704
In te gr ated Circuit Systems 525 Ra ce Street, San Jose, CA 9512 6 tel (4 08) 297 -1 201 www.icst.com
ICS309
Pin Assignment
Pin Descriptions
16
1
15
2
14
DA T A
S T RO B E
3
13
X2
4
12
X1/IC LK
SC LK
5
11
CLK 9
6
PD T S
7
VD D
8
GN D
VD D
VD D
GN D
CLK 1
CLK 5
CLK 2
CLK 6
9
10
CLK 3
CLK 7
CLK 4
CLK 8
20
19
18
17
20 pin (150 m il) SSOP (QSOP)
Pin
Number
Pin
Name
Pin
Type
Pin Description
1
DATA
Input
Serial data input.
2
X2
XO
Crystal Output. Connect this pin to a crystal. Float for clock input.
3
X1/ICLK
XI
Connect this pin to a crystal or external clock input.
4
CLK9
Output
Output clock 9. Default of Reference frequency output when unprogrammed.
5
VDD
Power
Connect to +3.3V.
6
GND
Power
Connect to Ground.
7
CLK1
Output
Output clock 1. Default of Reference frequency output when unprogrammed.
8
CLK2
Output
Output clock 2. Default of Reference frequency output when unprogrammed.
9
CLK3
Output
Output clock 3. Default of Reference frequency output when unprogrammed.
10
CLK4
Output
Output clock 4. Default of Reference frequency output when unprogrammed.
11
CLK8
Output
Output clock 8. Default of Reference frequency output when unprogrammed.
12
CLK7
Output
Output clock 7. Default of Reference frequency output when unprogrammed.
13
CLK6
Output
Output clock 6. Default of Reference frequency output when unprogrammed.
14
CLK5
Output
Output clock 5. Default of Reference frequency output when unprogrammed.
15
GND
Power
Connect to Ground.
16
VDD
Power
Connect to +3.3 V.
17
VDD
Power
Connect to +3.3 V.
18
PDTS
Input
Powers down entire chip, tri-states all outputs when low. Internal pull-up.
19
SCLK
Input
Serial Shift register clock. See timing diagram.
20
STROBE
Input
Strobe to load data. See timing diagram. Use external 250 kOhm pull-up.



Html Pages

1 2 3 4 5 6 7 8


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com