数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

VOUT2 数据表(PDF) 19 Page - fujitsu semiconductor

部件名 VOUT2
功能描述  2ch DC/DC converter IC with PFM/ PWM synchronous rectification
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FUJITSU [fujitsu semiconductor]
网页  
标志 FUJITSU - fujitsu semiconductor

VOUT2 数据表(HTML) 19 Page - fujitsu semiconductor

Back Button VOUT2 Datasheet HTML 15Page - fujitsu semiconductor VOUT2 Datasheet HTML 16Page - fujitsu semiconductor VOUT2 Datasheet HTML 17Page - fujitsu semiconductor VOUT2 Datasheet HTML 18Page - fujitsu semiconductor VOUT2 Datasheet HTML 19Page - fujitsu semiconductor VOUT2 Datasheet HTML 20Page - fujitsu semiconductor VOUT2 Datasheet HTML 21Page - fujitsu semiconductor VOUT2 Datasheet HTML 22Page - fujitsu semiconductor VOUT2 Datasheet HTML 23Page - fujitsu semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 56 page
background image
19
MB39A214A
Limitation : development tool vendor use only
FUJITSU SEMICONDUCTOR CONFIDENTIAL
DS405-00007-1v0-E
(9) Under Voltage Protection (UVP)
This function stops the output voltage when the output voltage has lowered, and protects devices connected
to the output.
1. Using UVP Comp, this function makes a comparison between the voltage which is 0.7 times (Typ) of
the internal reference voltage REF1, REF2 (0.7 V), and the feedback voltage for the FB1 pin (pin 4) and
the FB2 pin (pin 9).
2. If the feedback voltage mentioned in 1 detects the higher state by 150µs (Typ) or more, the operations
below will be performed.
Set the RS latch.
Set the DRVH1 pin (pin 24) and the DRVH2 pin (pin 13) to the “L” level.
Set the DRVL1 pin (pin 22) and the DRVL2 pin (pin 15) to the “L” level.
These operations fix the high-side FET to the off state and the low-side FET to the off state for both
channels of the DC/DC converter, and stops switching (latch stop). The discharge operation is then carried
out to discharge the output capacitor (The discharge operation continues until the state of the under-voltage
protection is released).
The under-voltage protection state can be cancelled by setting both the EN1 pin (pin 2) and EN2 pin (pin 11)
to the “L” level or reducing the VCC power once until the bias voltage (VB) falls below VTHL of UVLO.
<Timing chart>
VOUT1
FB1
DRVH1
DRVL1
CS1
VOUT2
FB2
DRVH2
DRVL2
CS2
EN1, EN2
VB
0 V
0 V
0 V
INTREF
INTREF
UVLO VTHL
150 µs
0 V
Output voltage
setting value
Standby
Less than 15 µs
Cancellation of over-voltage protection state by EN = "L".
INTREF
0.8
INTREF
0.7
Output voltage
setting value



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com