WM8510GEDSSLASHV datasheet(44/56 Pages) WOLFSON

44 / 56 page

WM8510

Product Preview

PP Rev 1.2 December 2004

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

Additional

control

3:1

000

Approximate sample rate (configures the

coefficients for the internal digital filters):

000=48kHz

001=32kHz

010=24kHz

011=16kHz

100=12kHz

101=8kHz

110-111=reserved

Table 28 Sample Rate Control

MASTER CLOCK AND PHASE LOCKED LOOP (PLL)

The WM8510 has an on-chip phase-locked loop (PLL) circuit that can be used to:

Generate master clocks for the WM8510 audio functions from another external clock, e.g. in

telecoms applications.

Generate and output (on pin CSB/GPIO) a clock for another part of the system that is derived from

an existing audio master clock.

Figure 27 shows the PLL and internal clocking arrangment on the WM8510.

The PLL can be enabled or disabled by the PLLEN register bit.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

Power

management 1

PLLEN

PLL enable

0=PLL off

1=PLL on

Table 29 PLLEN Control Bit

Figure 27 PLL and Clock Select Circuit

WM8510GEDS/V 数据表(PDF) 44 Page - Wolfson Microelectronics plc

WM8510GEDS/V 数据表(HTML) 44 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载