| 数据搜索系统,热门电子元器件搜索 |
|
LMC835 数据表(PDF) 3 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
LMC835 数据表(HTML) 3 Page - National Semiconductor (TI) |
|
3 / 18 page ![]() Absolute Maximum Ratings If MilitaryAerospace specified devices are required please contact the National Semiconductor Sales OfficeDistributors for availability and specifications Supply Voltage VDDbVSS 18V Allowable Input Voltage (Note 1) VSSb03V to VDDa03V Storage Temperature Tstg b 60 Cto a150 C Lead Temperature (Soldering 10 sec) N Pkg a 260 C Lead Temperature V Pkg Vapor Phase (60 sec) a 215 C Infrared (15 sec) a 220 C Operating Ratings Supply Voltage VDDbVSS 5V to 16V Digital Ground (Pin 13) VSS to VDD Digital Input (Pins 14 15 16) VSS to VDD Analog Input (Pins 1 2 3 4 25 26 27) (Note 1) VSS to VDD Operating Temperature Topr b 40 Cto a85 C Electrical Characteristics (Note 2) VDDe75V VSSeb75V AGNDe0V LOGIC SECTION Tested Design Unit Symbol Parameter Test Conditions Typ Limit Limit (Limit) (Note 3) (Note 4) IDDL Supply Current Pins 14 15 16 are 0V 001 05 05 mA (Max) ISSL Pins 14 15 16 are 0V 001 05 05 mA (Max) IDDH Pins 14 15 16 are 5V 13 5 5 mA (Max) ISSH Pins 14 15 16 are 5V 09 5 5 mA (Max) VIH High-Level Input Voltage Pins 14 15 16 18 23 25 V (Min) VIL Low-Level Input Voltage Pins 14 15 16 09 06 04 V (Max) fo Clock Frequency Pin 14 2000 500 500 kHz (Max) tw(STB) Width of STB Input See Figure 1 025 1 1 m s (Min) tsetup Data Setup Time See Figure 1 025 1 1 m s (Min) thold Data Hold Time See Figure 1 025 1 1 m s (Min) tcs Delay from Rising Edge of CLOCK See Figure 1 025 1 1 m s (Min) to STB IIN Input Current Pins 14 15 16 0VkVINk5V g 001 g 1 m A (Max) CIN Input Capacitance Pins 14 15 16 fe1 MHz 5 pF Note 1 Pins 2 3 and 26 have a maximum input voltage range of g22V for the typical application shown in Figure 7 Note 2 Bold numbers apply at temperature extremes All other numbers apply at TAe25 C VDDe75V VSSeb75VDGNDeAGNDe0V as shown in the test circuit Figures 3 and 4 Note 3 Guaranteed and 100% production tested Note 4 Guaranteed (but not 100% production tested) over the operating temperature range These limits are not used to calculate outgoing quality levels Timing Diagram TLH6753 – 3 Note To change the gain of the presently selected band it is not necessary to send DATA 1 (Band Selection) each time FIGURE 1 3 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |