YMF721 datasheet(17/41 Pages) LSI

17 / 41 page

YMF721

July 10, 1997

- 17 -

6-4. Control/Status register

I/O port for Control/Status register is described here.

Control/Status Port (R/W):

port

D6D5D4D3D2D1D0

OPL_Base + 7(W)

PDY

PDX

MPR

“0”

“1”

OPL_Base + 7(R)

PDY

PDX

BSEL

RESP

GBUSY

GDRQ

PDY, PDX...

YMF721 recovers from power down mode by using the

following sequence.

PDY=“1”, PDX=“0”

¯ wait time (in case of using crystal oscillation)

PDY=“0”, PDX=“0”

D7 and D6 bits of Status register become "1" during power

down mode. In this state, oscillation of clock can be confirmed

by monitoring the status bit during power down mode in/out

sequence.

MPR...

Setting this bit to "0" initializes internal processor. Default

value of this bit is "1".

BSEL...

This bit shows connection of internal bus of YMF721(OPL4-

ML2). Default value of this bit is "1".

“1” : Connecting synthesizer and internal processor

“0” : Connecting synthesizer and ISA bus

RESP...

Indicates that a response to a command has been received.

GBUSY...

Flag bit that indicates if data can be written into Command write

“1” : BUSY

“0” : Data can be written

GDRQ...

Flag bit that indicates if data can be read from Response

“1” : READY

“0” : Reading is inhibited

Default : (00x1 x000)b0

YMF721 数据表(PDF) 17 Page - LSI Computer Systems

YMF721 数据表(HTML) 17 Page - LSI Computer Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

数据表下载