数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

FT311D-32L1C-R 数据表(PDF) 8 Page - Future Technology Devices International Ltd.

部件名 FT311D-32L1C-R
功能描述  USB Android Host IC
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FTDI [Future Technology Devices International Ltd.]
网页  http://www.ftdichip.com
标志 FTDI - Future Technology Devices International Ltd.

FT311D-32L1C-R 数据表(HTML) 8 Page - Future Technology Devices International Ltd.

Back Button FT311D-32L1C-R Datasheet HTML 4Page - Future Technology Devices International Ltd. FT311D-32L1C-R Datasheet HTML 5Page - Future Technology Devices International Ltd. FT311D-32L1C-R Datasheet HTML 6Page - Future Technology Devices International Ltd. FT311D-32L1C-R Datasheet HTML 7Page - Future Technology Devices International Ltd. FT311D-32L1C-R Datasheet HTML 8Page - Future Technology Devices International Ltd. FT311D-32L1C-R Datasheet HTML 9Page - Future Technology Devices International Ltd. FT311D-32L1C-R Datasheet HTML 10Page - Future Technology Devices International Ltd. FT311D-32L1C-R Datasheet HTML 11Page - Future Technology Devices International Ltd. FT311D-32L1C-R Datasheet HTML 12Page - Future Technology Devices International Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 40 page
background image
Copyright © 2013 Future Technology Devices International Limited
8
DS_FT311D
USB ANDROID HOST IC Datasheet
Version 1.2
Document No.: FT_000660 Clearance No.: FTDI# 305
Pin
No.
Name
Type
Description
31
IOBUS6
INPUT/OUTPUT
I/O signal. Function depends on CNFG pin setting. See table 3.4
Table 3.3 Interface Pins
Notes:
1. When used in Input Mode, the input pins are pulled to VCCIO via internal 75kΩ (approx.) resistors.
3.2 Interface Selection
The FT311D has multiple interfaces available for connecting to external devices. The resources available
are GPIO, UART, PWM, I2C(Master), SPI(Slave) and SPI(Master). The selection of what interface the user
requires is configured using the CNFG0, CNFG1 and CNFG2 input pins as per table 3.4.
CNFG2
CNFG1
CNFG0
Mode
GND
GND
GND
GPIO
GND
GND
Leave
Open
UART
GND
Leave
Open
GND
PWM
GND
Leave
Open
Leave
Open
I2C (Master)
Leave
Open
GND
GND
SPI (Slave)
Leave
Open
GND
Leave
Open
SPI (Master)
Table 3.4 CBUS Configuration Control
Note 1: When left open the pin is a logic 1.
Note 2: Mode “110” is a factory test mode and should not be used.
Note 3: Mode “111” will default to GPIO mode.
3.2.1 Interface pinout
The actual pinout for each interface type is detailed in table 3.5
Pin No
Pin
Name
GPIO
UART
PWM
I2C
(Master)
SPI
(Slave)
SPI
(Master)
23
IOBUS0
GPIO0
UART_TXD
PWM0
I2C_CLK
-
-
24
IOBUS1
GPIO1
UART_RXD
PWM1
I2C_DATA
-
-
25
IOBUS2
GPIO2
UART_RTS
#
PWM2
-
-
-
26
IOBUS3
GPIO3
UART_CTS
#
PWM3
-
SPI_S_SS0
SPI_M_SS0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com