数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT89C51CC03U-RDTIM 数据表(PDF) 181 Page - ATMEL Corporation

部件名 AT89C51CC03U-RDTIM
功能描述  Enhanced 8-bit MCU with CAN Controller and Flash Memory
PDF  195 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT89C51CC03U-RDTIM 数据表(HTML) 181 Page - ATMEL Corporation

Back Button AT89C51CC03U-RDTIM Datasheet HTML 177Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 178Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 179Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 180Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 181Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 182Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 183Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 184Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 185Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 181 / 195 page
background image
181
AT89C51CC03
4182I–CAN–06/05
Timings
Test conditions: capacitive load on all pins= 60 pF.
Note:
1. Value of this parameter depends on prescacler ratio defined in bits 0,1 and 7 of SCON Register.In the above table, the ratio
used is 4. As it can be set also to 8, 16, 32, 64 or 128, the factor of T
PER must be changed according to the new ratio.E.g.
2TPER-20ns(1)
will be changed to 4TPER-20ns(1) if the prescaler ratio equals 8.
Table 1. SPI Interface Master AC Timing
VDD = 2.7 to 3.3 V, TA = -40 to +85°C
Symbol
Parameter
Min
Max
Unit
Slave Mode
TCHCH
Clock Period
6(1)
TPER
TCHCX
Clock High Time
3(1)
TPER
TCLCX
Clock Low Time
3(1)
TPER
TSLCH, TSLCL
SS Low to Clock edge
4TPER-20ns
(1)
ns
TIVCL, TIVCH
Input Data Valid to Clock Edge
50
ns
TCLIX, TCHIX
Input Data Hold after Clock Edge
50
ns
TCLOV, TCHOV
Output Data Valid after Clock Edge
50
ns
TCLOX, TCHOX
Output Data Hold Time after Clock Edge
0
ns
TCLSH, TCHSH
SS High after Clock Edge
4TPER+20ns
(1)
ns
TSLOV
SS Low to Output Data Valid
4TPER+20ns
(1)
ns
TSHOX
Output Data Hold after SS High
2TPER+100ns
(1)
ns
TSHSL
SS High to SS Low
2TPER+120ns
(1)
TOLOH
Output Rise time
100
ns
TOHOL
Output Fall Time
100
ns
Master Mode
TCHCH
Clock Period
4(1)
TPER
TCHCX
Clock High Time
2TPER-20ns
(1)
TPER
TCLCX
Clock Low Time
2TPER-20ns
(1)
TPER
TIVCL, TIVCH
Input Data Valid to Clock Edge
50
ns
TCLIX, TCHIX
Input Data Hold after Clock Edge
0
ns
TCLOV, TCHOV
Output Data Valid after Clock Edge
20
ns
TCLOX, TCHOX
Output Data Hold Time after Clock Edge
0
ns
TCLCH
Output Data Rise time
100
ns
TCHCL
Output Data Fall Time
100
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com