数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

9534 数据表(PDF) 11 Page - NXP Semiconductors

部件名 9534
功能描述  8-bit I2C and SMBus, low power I/O port with interrupt
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

9534 数据表(HTML) 11 Page - NXP Semiconductors

Back Button 9534 Datasheet HTML 7Page - NXP Semiconductors 9534 Datasheet HTML 8Page - NXP Semiconductors 9534 Datasheet HTML 9Page - NXP Semiconductors 9534 Datasheet HTML 10Page - NXP Semiconductors 9534 Datasheet HTML 11Page - NXP Semiconductors 9534 Datasheet HTML 12Page - NXP Semiconductors 9534 Datasheet HTML 13Page - NXP Semiconductors 9534 Datasheet HTML 14Page - NXP Semiconductors 9534 Datasheet HTML 15Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 17 page
background image
Philips Semiconductors
Product data sheet
PCA9534
8-bit I2C and SMBus low power I/O port with interrupt
2004 Sep 30
11
tSP
tBUF
tHD;STA
P
P
S
tLOW
tR
tHD;DAT
tF
tHIGH
tSU;DAT
tSU;STA
Sr
tHD;STA
tSU;STO
SDA
SCL
SU00645
Figure 13. Definition of timing
AC SPECIFICATIONS
SYMBOL
PARAMETER
STANDARD MODE
I2C-bus
FAST MODE
I2C-bus
UNITS
MIN
MAX
MIN
MAX
fSCL
Operating frequency
0
100
0
400
kHz
tBUF
Bus free time between STOP and START conditions
4.7
1.3
µs
tHD;STA
Hold time after (repeated) START condition
4.0
0.6
µs
tSU;STA
Repeated START condition setup time
4.7
0.6
µs
tSU;STO
Setup time for STOP condition
4.0
0.6
µs
tHD;DAT
Data in hold time
0
0
ns
tVD;ACK
Valid time for ACK condition2
0.3
3.45
0.1
0.9
µs
tVD;DAT
Data out valid time3
300
50
ns
tSU;DAT
Data setup time
250
100
ns
tLOW
Clock LOW period
4.7
1.3
µs
tHIGH
Clock HIGH period
4.0
0.6
µs
tF
Clock/Data fall time
300
20 + 0.1 Cb1
300
ns
tR
Clock/Data rise time
1000
20 + 0.1 Cb1
300
ns
tSP
Pulse width of spikes that must be suppressed by the
input filters
50
50
ns
Port Timing
tPV
Output data valid
200
200
ns
tPS
Input data setup time
100
100
ns
tPH
Input data hold time
1
1
µs
Interrupt Timing
tIV
Interrupt valid
4
4
µs
tIR
Interrupt reset
4
4
µs
NOTES:
1. Cb = total capacitance of one bus line in pF.
2. tVD;ACK = time for Acknowledgement signal from SCL LOW to SDA (out) LOW.
3. tVD;DAT = minimum time for SDA data out to be valid following SCL LOW.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com