| 数据搜索系统,热门电子元器件搜索 |
|
PIC16F716 数据表(PDF) 21 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC16F716 数据表(HTML) 21 Page - Microchip Technology |
|
21 / 126 page ![]() 2003 Microchip Technology Inc. Preliminary DS41206A-page 19 PIC16F716 3.0 I/O PORTS Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin. Additional information on I/O ports may be found in the PICmicro® Mid-Range Reference Manual, (DS33023). 3.1 PORTA and the TRISA Register PORTA is a 5-bit wide bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a High-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin). Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, the value is modified and then written to the port data latch. Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers. PORTA pins, RA3:0, are multiplexed with analog inputs and analog VREF input. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register 1). The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs. EXAMPLE 3-1: INITIALIZING PORTA FIGURE 3-1: BLOCK DIAGRAM OF RA3:RA0 Note: On a Power-on Reset, these pins are configured as analog inputs and read as ‘0’. Note: Setting RA3:0 to output while in Analog mode will force pins to output contents of data latch. BCF STATUS, RP0 ; CLRF PORTA ;Initialize PORTA by ;clearing output ;data latches BSF STATUS, RP0 ;Select Bank 1 MOVLW 0xEF ;Value used to ;initialize data ;direction MOVWF TRISA ;Set RA<3:0> as inputs ;RA<4> as outputs BCF STATUS, RP0 ;Return to Bank 0 DATA BUS Q D Q CK Q D Q QD EN P N WR PORT WR TRIS Data Latch TRIS Latch RD TRIS RD PORT VSS VDD I/O pin Analog Input mode TTL Input Buffer To A/D Converter VSS VDD CK |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |