| 数据搜索系统,热门电子元器件搜索 |
|
PIC18F6520 数据表(PDF) 3 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC18F6520 数据表(HTML) 3 Page - Microchip Technology |
|
3 / 380 page ![]() 2004 Microchip Technology Inc. DS39609B-page 1 PIC18F6520/8520/6620/ 8620/6720/8720 High-Performance RISC CPU: • C compiler optimized architecture/instruction set: - Source code compatible with the PIC16 and PIC17 instruction sets • Linear program memory addressing to 128 Kbytes • Linear data memory addressing to 3840 bytes • 1 Kbyte of data EEPROM • Up to 10 MIPs operation: - DC – 40 MHz osc./clock input - 4 MHz – 10 MHz osc./clock input with PLL active • 16-bit wide instructions, 8-bit wide data path • Priority levels for interrupts • 31-level, software accessible hardware stack • 8 x 8 Single Cycle Hardware Multiplier External Memory Interface (PIC18F8X20 Devices Only): • Address capability of up to 2 Mbytes • 16-bit interface Peripheral Features: • High current sink/source 25 mA/25 mA • Four external interrupt pins • Timer0 module: 8-bit/16-bit timer/counter • Timer1 module: 16-bit timer/counter • Timer2 module: 8-bit timer/counter • Timer3 module: 16-bit timer/counter • Timer4 module: 8-bit timer/counter • Secondary oscillator clock option – Timer1/Timer3 • Five Capture/Compare/PWM (CCP) modules: - Capture is 16-bit, max. resolution 6.25 ns (TCY/16) - Compare is 16-bit, max. resolution 100 ns (TCY) - PWM output: PWM resolution is 1 to 10-bit • Master Synchronous Serial Port (MSSP) module with two modes of operation: - 3-wire SPI™ (supports all 4 SPI modes) -I2C™ Master and Slave mode • Two Addressable USART modules: - Supports RS-485 and RS-232 • Parallel Slave Port (PSP) module Analog Features: • 10-bit, up to 16-channel Analog-to-Digital Converter (A/D): - Conversion available during Sleep • Programmable 16-level Low-Voltage Detection (LVD) module: - Supports interrupt on Low-Voltage Detection • Programmable Brown-out Reset (PBOR) • Dual analog comparators: - Programmable input/output configuration Special Microcontroller Features: • 100,000 erase/write cycle Enhanced Flash program memory typical • 1,000,000 erase/write cycle Data EEPROM memory typical • 1 second programming time • Flash/Data EEPROM Retention: > 40 years • Self-reprogrammable under software control • Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST) • Watchdog Timer (WDT) with its own On-Chip RC Oscillator for reliable operation • Programmable code protection • Power saving Sleep mode • Selectable oscillator options including: - 4X Phase Lock Loop (of primary oscillator) - Secondary Oscillator (32 kHz) clock input • In-Circuit Serial Programming™ (ICSP™) via two pins • MPLAB® In-Circuit Debug (ICD) via two pins CMOS Technology: • Low-power, high-speed Flash technology • Fully static design • Wide operating voltage range (2.0V to 5.5V) • Industrial and Extended temperature ranges Device Program Memory Data Memory I/O 10-bit A/D (ch) CCP (PWM) MSSP USART Timers 8-bit/16-bit Ext Bus Max FOSC (MHz) Bytes # Single-Word Instructions SRAM (bytes) EEPROM (bytes) SPI Master I2C PIC18F6520 32K 16384 2048 1024 52 12 5 Y Y 2 2/3 N 40 PIC18F6620 64K 32768 3840 1024 52 12 5 Y Y 2 2/3 N 25 PIC18F6720 128K 65536 3840 1024 52 12 5 Y Y 2 2/3 N 25 PIC18F8520 32K 16384 2048 1024 68 16 5 Y Y 2 2/3 Y 40 PIC18F8620 64K 32768 3840 1024 68 16 5 Y Y 2 2/3 Y 25 PIC18F8720 128K 65536 3840 1024 68 16 5 Y Y 2 2/3 Y 25 64/80-Pin High-Performance, 256 Kbit to 1 Mbit Enhanced Flash Microcontrollers with A/D |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |