数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PC87332VLJ 数据表(PDF) 92 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 PC87332VLJ
功能描述  PC87332VLJ (3.3V/5V) and PC87332VLJ-5 (5V) (SuperI/OTM III Premium Green) Floppy Disk Controller, Dual UARTs, IEEE1284 Parallel Port, and IDE Interfac
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

PC87332VLJ 数据表(HTML) 92 Page - National Semiconductor (TI)

Back Button PC87332VLJ Datasheet HTML 88Page - National Semiconductor (TI) PC87332VLJ Datasheet HTML 89Page - National Semiconductor (TI) PC87332VLJ Datasheet HTML 90Page - National Semiconductor (TI) PC87332VLJ Datasheet HTML 91Page - National Semiconductor (TI) PC87332VLJ Datasheet HTML 92Page - National Semiconductor (TI) PC87332VLJ Datasheet HTML 93Page - National Semiconductor (TI) PC87332VLJ Datasheet HTML 94Page - National Semiconductor (TI) PC87332VLJ Datasheet HTML 95Page - National Semiconductor (TI) PC87332VLJ Datasheet HTML 96Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 98 page
background image
90 Electrical Characteristics (Continued)
938 DMA Timing
Symbol
Parameter
Min
Max
Units
tKI
FDACK or PDACK Inactive Pulse Width
25
ns
tKK
FDACK or PDACK Active Pulse Width
65
ns
tKQ
FDACK Active Edge to FDRQ Inactive (Note 1)
65
ns
PDACK Active Edge to PDRQ Inactive (Note 1)
tQK
FDRQ to FDACK Active Edge
10
ns
PDRQ to PDACK Active Edge
tQP
FDRQ Period (FDC-Burst DMA)
8 c tDRP
m
s
PDRQ Period (ECP)
330
m
s
tQQ
FDRQ or PDRQ Inactive Non-Burst Pulse Width
300
400
ns
tQR
FDRQ to RD or WR Active
15
ns
PDRQ to RD or WR Active
tQW
FDRQ to End of RD WR (Note 1)
(8 c tDRP) b (16 c tICP)
m
s
(FDRQ Service Time)
tQT
FDRQ to TC Active (Note 1)
(8 c tDRP) b (16 c tICP)
m
s
(FDRQ Service Time)
tRQ
RD WR Active Edge to FDRQ or PDRQ Inactive (Note 2)
65
ns
tTQ
TC Active Edge to FDRQ or PDRQ Inactive
75
ns
tTT
TC Active Pulse Width
50
ns
Note 1
For FDC DMA Values shown are with the FIFO disabled or with FIFO enabled and THRESH e 0 For non-zero values of THRESH add (THRESH c 8 c
tDRP) to the values shown
For ECP DMA Value shown is with the FIFO disabled For FIFO enabled add (192 c TCP) to the value shown (assuming IOCHRDY e 1)
Note 2
The active edge of RD or WR and TC is recognized only when FDACK or PDACK is active
TLC11930 – 33
FIGURE 9-8 DMA Timing
92



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com