| 数据搜索系统,热门电子元器件搜索 |
|
LED7708TR 数据表(PDF) 45 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
LED7708TR 数据表(HTML) 45 Page - STMicroelectronics |
|
45 / 53 page ![]() LED7708 Recommended operating conditions Doc ID 022698 Rev 1 45/53 condition. Four options can be chosen by acting on the DTS1:DTS0 bits of the DEVCFG0 register (see Table 16). To prevent false triggering, the LED short-circuit detection is masked if the output voltage is out of regulation (i.e. the OVRS bit of the DEVCFG0 is low). Each channel detected as faulty (open or shorted) sets the corresponding bit of the CHSTA register. The fault management algorithm can operate only if the channels are active and at a minimum (10 µs typ.) PWM on-time is required at the outputs in order to detect the faulty condition. After the detection of a “probably open channel”, the device begins to ramp-up the output voltage, but this operation cannot be performed if the involved channel is turned off (no feedback information available). In this case, the algorithm should wait until the channel is turned on again, leading to a delayed output voltage steering because of the dimming function. This situation can induce excessive power dissipation on the other channels (high- voltage drop for a long period). To prevent this, the LED7708 automatically forces the “probably open channel” to remain on (regardless of its programmed status) until the maximum output voltage has been reached (confirmation of open channel fault) or the output current has been recovered. Once the algorithm has recognized the open condition, the faulty channel is excluded from the regulation loop and the output voltage is quickly decreased to the optimal value in order to avoid excessive power dissipation (only if the OCAD bit is asserted). Therefore, the open channel/LED-short fault detection algorithm can operate in a transparent way without the need to stop the dimming function. 8.8 Special function 8.8.1 Current generators gain adjust The gain of the current generators can be varied by changing the ADJ5:ADJ0 bits of the DEVCFG1 register (64 steps). Two selectable ranges are provided by asserting/clearing the current gain range selector (CGRS) bit of the DEVCFG1 register. After POR, the current gain is unitary and can be changed according to the following formulas: Equation 17 Equation 18 Equation 19 G CGRS 1 = 1G D 0.5 64 -------- ⋅ + = G CGRS 0 = 0.75 G D 0.25 64 ----------- ⋅ + = G D ADJ5x2 5 ADJ4x2 4 ADJ3x2 2 ADJ2x2 2 ADJ1x2 ADJ0 + +++ + = |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |