STBC02AJR datasheet(8/39 Pages) STMICROELECTRONICS

8 / 39 page

Pin configuration (top through view)

STBC02

8/39

DocID029261 Rev 2

Pin configuration (top through view)

Figure 2: Pin configuration top through view

Table 2: Pin description

Bump

name

Description

Power

E5-F5

Input supply voltage. Bypass this pin to ground with a 10

µF capacitor

BAT

A5-B5

Battery positive terminal. Bypass this pin to GND with a

4.7 µF ceramic capacitor

SYS

C5-D5

System output. Bypass this pin to ground with 1 µF

ceramic capacitor

LDO

LDO output. Bypass this pin to ground with 1 µF

ceramic capacitor

NTC

Battery temperature monitor pin

AGND

Analog ground

Connect together with the

same ground layer

GND

GROUND

Programming

ISET

Fast charge current programming resistor

IPRE

Pre-charge current programming resistor

Sensing

BATMS

Battery voltage measurement pin

BATSNS

Battery voltage sensing. Connect as close as possible to

the battery positive terminal

BATSNSFV

Floating voltage sensing. Connect as close as possible

to the battery positive terminal

Digital I/Os

CEN

Charger enable pin. Active high. 500 kΩ internal pull-up

(to LDO)

CHG

Charging/fault flag. Active low (open drain output)

WAKE-UP

Shipping mode exit input pin. Active high. 50 kΩ internal

pull-down

SW_SEL

Load switch selection input (refer to LDO level)

STBC02AJR 数据表(PDF) 8 Page - STMicroelectronics

STBC02AJR 数据表(HTML) 8 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

数据表下载