数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STP105N3LL 数据表(PDF) 4 Page - STMicroelectronics

部件名 STP105N3LL
功能描述  Low gate drive power losses
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STP105N3LL 数据表(HTML) 4 Page - STMicroelectronics

  STP105N3LL Datasheet HTML 1Page - STMicroelectronics STP105N3LL Datasheet HTML 2Page - STMicroelectronics STP105N3LL Datasheet HTML 3Page - STMicroelectronics STP105N3LL Datasheet HTML 4Page - STMicroelectronics STP105N3LL Datasheet HTML 5Page - STMicroelectronics STP105N3LL Datasheet HTML 6Page - STMicroelectronics STP105N3LL Datasheet HTML 7Page - STMicroelectronics STP105N3LL Datasheet HTML 8Page - STMicroelectronics STP105N3LL Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 13 page
background image
Electrical characteristics
STP105N3LL
4/13
DocID023976 Rev 2
2
Electrical characteristics
(T
CASE
= 25 °C unless otherwise specified).
Table 4. Static
Symbol
Parameter
Test conditions
Min.
Typ.
Max.
Unit
V
(BR)DSS
Drain-source breakdown
Voltage
I
D
= 250 μA, V
GS
= 0
30
V
I
DSS
Zero gate voltage drain
current (V
GS
= 0)
V
DS
= 30 V
1
μA
V
DS
= 30 V, Tc = 125 °C
10
μA
I
GSS
Gate body leakage current
(V
DS
= 0)
V
GS
= ± 20 V
±
100
nA
V
GS(th)
Gate threshold voltage
V
DS
= V
GS
, I
D
= 250 μA1
2.5
V
R
DS(on)
Static drain-source on-
resistance
V
GS
= 10 V, I
D
= 40 A
2.7
3.5
m
Ω
V
GS
= 4.5 V, I
D
= 40 A
3.5
4.5
m
Ω
Table 5. Dynamic
Symbol
Parameter
Test conditions
Min
Typ.
Max.
Unit
C
iss
Input capacitance
V
DS
= 25 V, f=1 MHz,
V
GS
= 0
-3500
-
pF
C
oss
Output capacitance
-
400
-
pF
C
rss
Reverse transfer
capacitance
-380
-
pF
Q
g
Total gate charge
V
DD
= 15 V, I
D
= 80 A
V
GS
= 4.5 V
Figure 14
-42
-
nC
Q
gs
Gate-source charge
-
9
-
nC
Q
gd
Gate-drain charge
-
18
-
nC
R
g
Gate input resistance
f = 1 MHz, gate DC
Bias = 0,
test signal level = 20 mV,
I
D
= 0
-1
-
Ω
Table 6. Switching on/off (inductive load)
Symbol
Parameter
Test conditions
Min.
Typ.
Max.
Unit
t
d(on)
Turn-on delay time
V
DD
= 15 V, I
D
= 40 A,
R
G
= 4.7
Ω, V
GS
= 5 V
Figure 13
-19
-
ns
t
r
Rise time
-
91
-
ns
t
d(off)
Turn-off delay time
-
24.5
-
ns
t
f
Fall time
-
23.4
-
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com