数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

A5974D 数据表(PDF) 39 Page - STMicroelectronics

部件名 A5974D
功能描述  Zero load current operation
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

A5974D 数据表(HTML) 39 Page - STMicroelectronics

Back Button A5974D Datasheet HTML 35Page - STMicroelectronics A5974D Datasheet HTML 36Page - STMicroelectronics A5974D Datasheet HTML 37Page - STMicroelectronics A5974D Datasheet HTML 38Page - STMicroelectronics A5974D Datasheet HTML 39Page - STMicroelectronics A5974D Datasheet HTML 40Page - STMicroelectronics A5974D Datasheet HTML 41Page - STMicroelectronics A5974D Datasheet HTML 42Page - STMicroelectronics A5974D Datasheet HTML 43Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 46 page
background image
DocID018774 Rev 2
39/46
A5974D
Application information
46
8.10
Synchronization example
See Section 5.3 on page 10 for details.
Figure 30. Synchronization example
8.11
Compensation network with MLCC at the output
The A5974D standard compensation network (please refer to Figure 1 on page 1 and
Section 7 on page 16) introduces a single zero and a low frequency pole in the system
bandwidth, so a high ESR output capacitor must be selected to compensate the 180 degree
phase shift given by the LC double pole.
The selection of the output capacitor has to guarantee that the zero introduced by this
component is inside the designed system bandwidth and close to the frequency of the
double pole introduced by the LC filter. A general rule for the selection of this compound for
the system stability is provided in Equation 51.
Equation 51
MLCCs (multiple layer ceramic capacitor) with values in the range of 10 µF - 22 µF and
rated voltages in the range of 10 V - 25 V are available today at relatively low cost from
many manufacturers.
These capacitors have very low ESR values (a few m
) and thus are occasionally used for
the output filter in order to reduce the voltage ripple and the overall size of the application.
However, the zero given by the output capacitor falls outside the designed bandwidth and so
the system becomes unstable with the standard compensation network.
Figure 31 shows the type III compensation network stabilizing the system with ceramic
capacitors at the output (the optimum components value depends on the application). This
configuration introduces two zeros and a low frequency pole in the designed bandwidth, so
guarantees a proper phase margin.
fZ ESR
1
2
 ESR C
OUT

------------------------------------------------
=
bandwidth
fLC f
Z ESR
10 fLC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com