数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7FOXA0 数据表(PDF) 69 Page - STMicroelectronics

部件名 ST7FOXA0
功能描述  8-bit MCU with single voltage Flash memory
PDF  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7FOXA0 数据表(HTML) 69 Page - STMicroelectronics

Back Button ST7FOXA0 Datasheet HTML 65Page - STMicroelectronics ST7FOXA0 Datasheet HTML 66Page - STMicroelectronics ST7FOXA0 Datasheet HTML 67Page - STMicroelectronics ST7FOXA0 Datasheet HTML 68Page - STMicroelectronics ST7FOXA0 Datasheet HTML 69Page - STMicroelectronics ST7FOXA0 Datasheet HTML 70Page - STMicroelectronics ST7FOXA0 Datasheet HTML 71Page - STMicroelectronics ST7FOXA0 Datasheet HTML 72Page - STMicroelectronics ST7FOXA0 Datasheet HTML 73Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 123 page
background image
ST7FOXA0
On-chip peripherals
69/123
Bit 2 = OVF Overflow Flag.
This bit is set by hardware and cleared by software by reading the ATCSR register. It
indicates the transition of the counter from FFFh to ATR value.
0: No counter overflow occurred
1: Counter overflow occurred
Caution:
When set, the OVF bit stays high for 1 fCOUNTER cycle (up to 1ms depending on the clock
selection) after it has been cleared by software.
Bit 1 = OVFIE Overflow Interrupt Enable.
This bit is read/write by software and cleared by hardware after a reset.
0: OVF interrupt disabled
1: OVF interrupt enabled
Bit 0 = CMPIE Compare Interrupt Enable.
This bit is read/write by software and clear by hardware after a reset. It allows to mask
the interrupt generation when CMPF bit is set.
0: CMPF interrupt disabled
1: CMPF interrupt enabled
Counter register high (CNTRH)
Reset Value: 0000 0000 (00h)
Counter register low (CNTRL)
Reset value: 0000 0000 (00h)
Bits 15:12 = Reserved, must be kept cleared.
Bits 11:0 = CNTR[11:0] Counter Value.
This 12-bit register is read by software and cleared by hardware after a reset. The
counter is incremented continuously as soon as a counter clock is selected. To obtain
the 12-bit value, software should read the counter value in two consecutive read
operations. As there is no latch, it is recommended to read LSB first. In this case,
CNTRH can be incremented between the two read operations and to have an accurate
result when ftimer=fCPU, special care must be taken when CNTRL values close to FFh
are read.
When a counter overflow occurs, the counter restarts from the value specified in the
ATR register.
15
8
0
0
0
0
CN11
CN10
CN9
CN8
Read only
7
0
CN7
CN6
CN5
CN4
CN3
CN2
CN1
CN0
Read only
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com