| 数据搜索系统,热门电子元器件搜索 |
|
STM8TL53x4 数据表(PDF) 62 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8TL53x4 数据表(HTML) 62 Page - STMicroelectronics |
|
62 / 84 page ![]() Electrical parameters STM8TL52x4 STM8TL53x4 62/84 DocID022344 Rev 7 NRST pin The NRST pin input driver is CMOS. A permanent pull-up is present which is the same as RPU (see Table 31 on page 56). Subject to general operating conditions for VDD and TA unless otherwise specified. The reset network shown in Figure 26 protects the device against parasitic resets. The user must ensure that the level on the NRST pin can go below the VIL max. level specified in Table 33 . Otherwise the reset is not taken into account internally. Figure 25. Typical NRST pull-up resistance RPU vs. VDD Table 33. NRST pin characteristics Symbol Parameter Conditions Min. Typ.(1) 1. Data based on characterization results, not tested in production. Max. Unit VIL(NRST) NRST input low level voltage(1) -VSS -0.8 V VIH(NRST) NRST input high level voltage(1) -1.4 - VDD VOL(NRST) NRST output low level voltage IOL = 2 mA - - VDD- 0.8 RPU(NRST) NRST pull-up equivalent resistor(2) 2. The RPU pull-up equivalent resistor is based on a resistive transistor. -30 45 60 k VF(NRST) NRST input filtered pulse(3) 3. Data guaranteed by design, not tested in production. -- - 50 ns tOP(NRST) NRST output pulse width - 20 - - VNF(NRST) NRST input not filtered pulse(3) -300 - - |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |