| 数据搜索系统,热门电子元器件搜索 |
|
9SQL4954BNLGI 数据表(PDF) 9 Page - Integrated Device Technology |
|
|
|||||||||||||||||||||||||||||
9SQL4954BNLGI 数据表(HTML) 9 Page - Integrated Device Technology |
|
9 / 20 page ![]() DECEMBER 12, 2016 9 4-OUTPUT CK420BQ DERIVATIVE 9SQL4954 DATASHEET Electrical Characteristics–Filtered Phase Jitter Parameters - QPI/UPI, SAS1, 2 Electrical Characteristics–12kHz-20MHz phase Jitter Electrical Characteristics–Current Consumption TAMB = over the specified operating range. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions PARAMETER SYMBOL CONDITIONS MIN TYP MAX SPECIFICATION LIMIT UNITS NOTES QPI & UPI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI) 0.11 0.15 0.5 ps (rms) QPI & UPI (100MHz, 8.0Gb/s, 12UI) 0.08 0.11 0.3 ps (rms) QPI & UPI (100MHz, ?9.6Gb/s, 12UI) 0.07 0.1 0.2 ps (rms) Phase Jitter, SAS12G BCLK Outputs tjphSAS12G 100MHz, SSC Off, REF output enabled 0.40 0.45 1.2 ps (rms) 1,2 Notes 1 Applies to all differential outputs, guaranteed by design and characterization. Phase Jitter, PLL Mode tjphQPI_UPI 2 Calculated from Intel-supplied Clock Jitter Tool 3 For RMS values additive jitter is calculated by solving for b where [b=sqrt(c 2-a 2) ], a is rms input jitter and c is rms total jitter. TAMB = over the specified operating range. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions PARAMETER SYMBOL CONDITIONS MIN TYP MAX SPECIFICATION LIMIT UNITS NOTES Phase Jitter, 12kHz-20MHz BCLK Outputs tjph12k-20M 100MHz, SSC Off, REF output enabled 1.5 2 n/a ps (rms) 1 Notes 1 Applies to all differential outputs, guaranteed by design and characterization. TA = TAMB; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS NOTES IDDAOP VDDA, All outputs active @100MHz 13 16 mA IDDOP All other VDD, except VDDA, All outputs active @100MHz 30 40 mA IDDAPD VDDA, BCLK outputs off, REF output on 0.7 1 mA 1 IDDPD All other VDD, except VDDA, BCLK outputs off, REF output running 912 mA 1 IDDAPD VDDA, all outputs off 0.7 1 mA IDDPD All other VDD, except VDDA, all outputs off 5 9 mA 1 This is the current required to have the REF output running in Wake-on-LAN mode (Byte 3, bit 5 = 1) Operating Supply Current Wake-on-LAN Current (Power down state and Byte 3, bit 5 = '1') Powerdown Current (Power down state and Byte 3, bit 5 = '0') |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |