| 数据搜索系统,热门电子元器件搜索 |
|
ST2129B 数据表(PDF) 13 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST2129B 数据表(HTML) 13 Page - STMicroelectronics |
|
13 / 21 page ![]() DocID023308 Rev 2 13/21 ST2129B Electrical characteristics Table 8. AC characteristics - test conditions: VL = 2.3 - 2.7 V Symbol Parameter VCC = VL - 2.7 V VCC = 3.0 - 3.6 V VCC = 4.5 - 5.5 V Unit Min. Max. Min. Max. Min. Max. tRVcc Rise time I/OVcc - 3.3 - 2.2 - 1.7 ns tFVcc Fall time I/OVcc - 1.7 - 1.6 - 1.4 ns tRVL Rise time I/OVL - 2.2 - 2.2 - 1.9 ns tFVL Fall time I/OVL - 1.3 - 1.2 - 1.2 ns tI/OVL-Vcc Propagation delay time I/OVL-LH to I/OVcc-LH tPLH - 4.8 - 4.3 - 3.9 ns I/OVL-HL to I/OVcc-HL tPHL - 3.7 - 3.3 - 2.9 ns tI/OVcc-VL Propagation delay time I/OVcc-LH to I/OVL-LH tPLH - 3.9 - 3.5 - 3.5 ns I/OVcc-HL to I/OVL-HL tPHL - 3.6 - 3.5 - 3.4 ns tPZL Output enable time tPZL - 25 - 25 - 25 ns tPZH Output enable time tPZH - 100 - 100 - 70 ns tPLZ Output disable time tPLZ - 90 - 90 - 90 ns tPHZ Output disable time tPHZ - 50 - 50 - 50 ns DR Data rate(1) 90 - 136 - 158 - Mbps 1. Data rate is guaranteed based on the condition that output I/O signal rise/fall time is less than 15% of period of input I/O signal; input I/O signal is at 50% duty cycle and output I/O signal duty cycle deviation is less than 50% ± 10%. |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |