Rev. 1.00

�

���� 1�� �01�

Rev. 1.00

7

���� 1�� �01�

HT45F2002

2-Wire Communication Flash MCU

HT45F2002

2-Wire Communication Flash MCU

Pin Assignment

HT45F2002

20 SSOP-A

PC0/PTP1

PC�/CTP0/RES

PA0/PTP0I_0/AN�/ICPDA

PA1/PTP0/AN7

PA�/CTCK0_0/ICPCK

PA3/CTP1/SCOM0

PB5/PTP3/SCOM3

VDD

RX

LDO

PA�/SDI/SDA/AN3

PA5/PTCK�_0/SDO/AN�

PA�/SCK/SCL/AN5

VSS

IS

PA7/PTP�I_0

TRX

TX

CN

VCC

�0

19

18

17

1�

15

1�

13

1�

11

1

�

3

�

5

�

7

8

9

10

Note:ThePB0~PB4,PB5,PC,PC3~PC6andtheirpin-sharedfunctionsarenotconnectedto

externalpackagepins,caremustthereforebetakentomanagethemproperlywiththe

applicationprogram.

Pin Descriptions

Withtheexceptionofthepowerpinsandsomerelevantpowerlinedatatransceiverpins,allpins

onthisdevicecanbereferencedbyitsPortname,e.g.PA.0,PA.1etc,whichrefertothedigitalI/O

functionofthepins.HoweverthesePortpinsarealsosharedwithotherfunctionsuchastheAnalog

toDigitalConverter,TimerModulepinsetc.Thefunctionofeachpinislistedinthefollowingtable,

howeverthedetailsbehindhoweachpinisconfigurediscontainedinothersectionsofthedatasheet.

Pin Name

Function

OPT

I/T

O/T

Description

PA0/PTP0I_0/AN�/

ICPDA

PA0

PAWU

PAPU

PAS0

ST CMOS Genera� p�rpose I/O.

Register enab�ed p���-�p and wake-�p

PTP0I_0

PAS0

PTM0C0 ST

—

PTM0 inp�t

AN�

PAS0

AN

—

A/D Converter inp�t channe� �

ICPDA

—

ST CMOS ICP Data Line

PA1/PTP0/AN7

PA1

PAWU

PAPU

PAS0

ST CMOS Genera� p�rpose I/O.

Register enab�ed p���-�p and wake-�p

PTP0

PAS0

—

CMOS PTM0 o�tp�t

AN7

PAS0

AN

—

A/D Converter inp�t channe� 7

PA�/CTCK0_0/

ICPCK

PA�

PAWU

PAPU

ST CMOS Genera� p�rpose I/O.

Register enab�ed p���-�p and wake-�p

CTCK0_0 CTM0C0 ST

—

CTM0 c�ock inp�t

ICPCK

—

ST

—

ICP C�ock Line

PA3/CTP1/SCOM0

PA3

PAWU

PAPU

PAS0

ST CMOS Genera� p�rpose I/O.

Register enab�ed p���-�p and wake-�p

CTP1

PAS0

—

CMOS CTM1o�tp�t

SCOM0

PAS0

—

AN

LCD driver o�tp�t for LCD pane� common