| 数据搜索系统,热门电子元器件搜索 |
|
HT9B95 数据表(PDF) 16 Page - Holtek Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
HT9B95 数据表(HTML) 16 Page - Holtek Semiconductor Inc |
|
16 / 32 page ![]() Rev. 1.10 16 November 25, 2015 HT9B95A/B/G • Display RAM Page Write Operation AfteraSTARTconditiontheslaveaddresswith aR/W bitisplacedonthebus followedwith thespecifieddisplayRAMRegisterAddressof whichthecontentsarewrittenintotheinternal addresspointer.Thedatatobewrittenintothe memorywillbetransmittednext.Theinternal addresspointerwillbeincrementedby1after a8-bitdataisshiftedin.Thentheacknowledge clockpulsewillbereceivedafteran8-bitdatais shifted.Aftertheinternaladdresspointreachesthe maximumavailableaddress,22H,15Hor26H,the addresspointerwillberesetto00H.Itisstrongly recommendedtowritethedisplayRAMdatafrom address00Htomaximumavailableaddressusing theDisplayRAMPageWriteOperation. Part No. Duty Maximum Available Address HT9B95A 1/8 22H HT9B95B HT9B95G 1/4 15H 1/8 26H Display RAM Maximum Available Address Read Operation • Display RAM Read Operation The master reads the display RAM data after setting the slave address. Following the R/W bit(=”0”)isanacknowledgebitandtheregister addressbytewhichiswrittentotheinternaladdress pointer.Afterthestartaddressofthereadoperation hasbeenconfigured,anotherSTARTconditionand theslaveaddresstransferredonthebusfollowed bytheR/Wbit(=”1”).ThentheMSBofthedata whichwasaddressedistransmittedfirstonthe I2Cbus.Theaddresspointerisonlyincremented by1afterthereceptionofanacknowledgeclock. Afterreachingthemaximumavailableaddress,the addresspointerwillberesetto00H.TheCbitin theregisteraddressbytecanbesetto“1”or“0”. Thisreadoperationwillcontinueuntilthemaster sendsaSTOPcondition.Themaximumavailable addressissummarizedintheabovesection. Slave Address ACK S 0 1 1 1 1 1 0 0 ACK Address n ACK Data byte P D7 D6 D5 D4 D3 D2 D1 D0 Data byte D7 D6 D5 D4 D3 D2 D1 D0 ACK ACK Data byte D7 D6 D5 D4 D3 D2 D1 D0 nth data ACK RAM Address byte A0 A1 A2 A3 A4 A5 0 0 ( n+1)th data Nth data W R/ C bit I2C Interface N Bytes Display RAM Data Write Operation ACK Write P Slave Address S 0 1 1 1 1 1 0 0 Data byte NACK D7 D6 D5 D4 D3 D2 D1 D0 1st data Data byte ACK P D7 D6 D5 D4 D3 D2 D1 D0 Nth data Data byte D7 D6 D5 D4 D3 D2 D1 D0 2nd data ACK ACK Device Address Read S 0 1 1 1 1 1 0 1 ACK RAM Address byte A0 A1 A2 A3 A4 A5 0 C W R/ C bit W R/ Display RAM Read Operation |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |