R5F10WMDA datasheet(39/126 Pages) RENESAS

39 / 126 page

RL78/L13

2. ELECTRICAL SPECIFICATIONS (TA =

−40 to +85°C)

R01DS0168EJ0210 Rev.2.10

Aug 12, 2016

Page 39 of 123

Notes 1.

The value must also be equal to or less than fMCK/4.

Set the fMCK value to keep the hold time of SCLr = “L” and SCLr = “H”.

Condition in the HS (high-speed main) mode

Caution

Select the normal input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin

and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port

output mode register g (POMg).

Simplified I2C mode connection diagram (during communication at same potential)

RL78

microcontroller

SDAr

SCLr

SDA

SCL

User device

VDD

Simplified I2C mode serial transfer timing (during communication at same potential)

SDAr

tLOW

tHIGH

tHD : DAT

SCLr

tSU : DAT

1/fSCL

Remarks 1.

Rb[

Ω]: Communication line (SDAr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load

capacitance

r: IIC number (r = 00, 10), g: PIM and POM number (g = 0, 1)

fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0),

n: Channel number (n = 0-3), mn = 00-03, 10-13)

<R>

R5F10WMDA 数据表(PDF) 39 Page - Renesas Technology Corp

R5F10WMDA 数据表(HTML) 39 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载