数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HT9200A 数据表(PDF) 5 Page - Holtek Semiconductor Inc

部件名 HT9200A
功能描述  DTMF Generators
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  HOLTEK [Holtek Semiconductor Inc]
网页  http://www.holtek.com
标志 HOLTEK - Holtek Semiconductor Inc

HT9200A 数据表(HTML) 5 Page - Holtek Semiconductor Inc

  HT9200A_13 Datasheet HTML 1Page - Holtek Semiconductor Inc HT9200A_13 Datasheet HTML 2Page - Holtek Semiconductor Inc HT9200A_13 Datasheet HTML 3Page - Holtek Semiconductor Inc HT9200A_13 Datasheet HTML 4Page - Holtek Semiconductor Inc HT9200A_13 Datasheet HTML 5Page - Holtek Semiconductor Inc HT9200A_13 Datasheet HTML 6Page - Holtek Semiconductor Inc HT9200A_13 Datasheet HTML 7Page - Holtek Semiconductor Inc HT9200A_13 Datasheet HTML 8Page - Holtek Semiconductor Inc HT9200A_13 Datasheet HTML 9Page - Holtek Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 13 page
background image
Table 1: Digits vs. input data vs. tone output frequency (serial mode)
Digit
D4
D3
D2
D1
D0
Tone Output
Frequency (Hz)
100001
697
+1209
200010
697
+1336
300011
697
+1477
400100
770
+1209
500101
770
+1336
600110
770
+1477
700111
852
+1209
801000
852
+1336
901001
852
+1477
001010
941
+1336
*
01011
941
+1209
#
01100
941
+1477
A
01101
697
+1633
B
01110
770
+1633
C
01111
852
+1633
D
00000
941
+1633
¾
10000
697
¾
10001
770
¾
10010
852
¾
10011
941
¾
10100
1209
¾
10101
1336
¾
10110
1477
¾
10111
1633
DTMF OFF
11111
¾
Note: The codes not listed in Table 1 are not used D4 is MSB
HT9200A/HT9200B
Rev. 1.50
5
April 29, 2013
Functional Description
The HT9200A/B are DTMF generators for MCU inter-
faces. They are controlled by a MCU in the serial mode
or the parallel mode (for the HT9200B only).
Serial mode (HT9200A/B)
The HT9200A/B employ a data input, a 5-bit code, and a
synchronous clock to transmit a DTMF signal. Every
digit of a phone number to be transmitted is selected by
a series of inputs which consist of 5-bit data. Of the 5
bits, the D0(LSB) is the first received bit. The
HT9200A/B will latch data on the falling edge of the
clock (CLK pin). The relationship between the digital
codes and the tone output frequency is shown in Table
1. As for the control timing diagram, refer to Figure 1.
When the system is operating in the serial mode a
pull-high resistor is attached to D0~D3 (for parallel
mode) on the input terminal.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com