数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

R5F56514FDFB 数据表(PDF) 7 Page - Renesas Technology Corp

部件名 R5F56514FDFB
功能描述  120-MHz, 32-bit RX MCU, on-chip FPU, 240 DMIPS, up to 1-MB flash memory,
PDF  190 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

R5F56514FDFB 数据表(HTML) 7 Page - Renesas Technology Corp

Back Button R5F56514FDFB Datasheet HTML 3Page - Renesas Technology Corp R5F56514FDFB Datasheet HTML 4Page - Renesas Technology Corp R5F56514FDFB Datasheet HTML 5Page - Renesas Technology Corp R5F56514FDFB Datasheet HTML 6Page - Renesas Technology Corp R5F56514FDFB Datasheet HTML 7Page - Renesas Technology Corp R5F56514FDFB Datasheet HTML 8Page - Renesas Technology Corp R5F56514FDFB Datasheet HTML 9Page - Renesas Technology Corp R5F56514FDFB Datasheet HTML 10Page - Renesas Technology Corp R5F56514FDFB Datasheet HTML 11Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 190 page
background image
RX65N Group, RX651 Group
1. Overview
R01DS0276EJ0100 Rev.1.00
Page 7 of 190
Aug 24, 2016
Communication
function
I2C bus interface (RIICa)
 2 channels (only channel 0 can be used in fast-mode plus)
Communication formats
I2C bus format/SMBus format
Supports the multi-master
Max. transfer rate: 1 Mbps (channel 0)
 Event linking by the ELC
CAN module (CAN)
 2 channels
 Compliance with the ISO11898-1 specification (standard frame and extended frame)
 32 mailboxes per channel
Serial peripheral
interface (RSPIc)
 3 channel
 RSPI transfer facility
Using the MOSI (master out, slave in), MISO (master in, slave out), SSL (slave select),
and RSPCK (RSPI clock) signals enables serial transfer through SPI operation (four
lines) or clock-synchronous operation (three lines)
Capable of handling serial transfer as a master or slave
 Data formats
Switching between MSB first and LSB first
The number of bits in each transfer can be changed to any number of bits from 8 to 16,
or to 20, 24, or 32 bits.
128-bit buffers for transmission and reception
Up to four frames can be transmitted or received in a single transfer operation (with
each frame having up to 32 bits)
Transit/receive data can be swapped in byte units
 Buffered structure
Double buffers for both transmission and reception
 RSPCK can be stopped with the receive buffer full for master reception.
 Event linking by the ELC
Quad serial peripheral
interface (QSPI)
 1 channel
 Connectable with serial flash memory equipped with multiple input and output lines (i.e.
for single, dual, or quad operation)
 Programmable bit length and selectable active sense and phase of the clock signal
 Sequential execution of transfer
 LSB or MSB first is selectable
SD host interface (SDHI)*3
 1 channel
 Transfer speed: Supports high-speed mode (15 MB/s) and default speed mode (11.9 MB/s)
 One interface for SD memory and I/O cards (supporting 1- and 4-bit SD buses)
 SD specifications
Part 1: Physical Layer Specification Ver.3.01 compliant (DDR not supported)
Part E1: SDIO Specification Ver. 3.00
 Error checking: CRC7 for commands and CRC16 for data
 Interrupt requests: Card access interrupt, SDIO access interrupt, card detection
interrupt
 DMA transfer requests: SD_BUF write and SD_BUF read
 Support for card detection and write protection
SD slave interface (SDSI)*3
 1 channel
 Compliant with the SDIO Card Specification Ver.2.00 (CSA is not supported)
 1-bit SD/4-bit SD/SPI mode
 SDIO Proprietary command is supported
 SD/SPI Mandatory command is supported
 Interrupt requests: 6
MMC host interface (MMCIF)
 1 channel
 Transfer speed: Data transfer mode (30 MB/s), backward compatible mode (25 MB/s)
 Compliant with JEDEC STANDARD JESD84-A441 (DDR is not supported)
 Interface for Multimedia Cards (MMCs)
 Device buses: Support for 1-, 4-, and 8-bit MMC buses
 Interrupt requests: Card detection interrupt, error/timeout interrupt, normal operation
interrupt
 DMA transfer requests: CE_DATA write and CE_DATA read
 Support for card detection, boot operation, high priority interrupt (HPI)
Parallel data capture unit (PDC)
 1 channel
 Acquisition of synchronization through external 8-bit horizontal and vertical
synchronization signals
 Setting of the image size when clipping of the output for a one-frame image is required
Table 1.1
Outline of Specifications (6/8)
Classification
Module/Function
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com