数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PC87372 数据表(PDF) 2 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 PC87372
功能描述  LPC SuperI/O with Glue Functions
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

PC87372 数据表(HTML) 2 Page - National Semiconductor (TI)

  PC87372 Datasheet HTML 1Page - National Semiconductor (TI) PC87372 Datasheet HTML 2Page - National Semiconductor (TI) PC87372 Datasheet HTML 3Page - National Semiconductor (TI) PC87372 Datasheet HTML 4Page - National Semiconductor (TI) PC87372 Datasheet HTML 5Page - National Semiconductor (TI) PC87372 Datasheet HTML 6Page - National Semiconductor (TI) PC87372 Datasheet HTML 7Page - National Semiconductor (TI) PC87372 Datasheet HTML 8Page - National Semiconductor (TI) PC87372 Datasheet HTML 9Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 144 page
background image
2
www.national.com
Revision 1.2
Features
Bus Interface
s
LPC Bus Interface
— Based on Intel’s LPC Interface Specification Revi-
sion 1.0, September 29, 1997
— Synchronous cycles using up to 33 MHz bus clock
— 8-bit I/O read and write cycles
— Up to four 8-bit DMA channels
— Serial IRQ (SERIRQ)
— Reset input (PCI_RESET)
— Optional power-down support (LPCPD)
s
Configuration Control
— PnP Configuration Register structure
— Compliant with PC01 Specification Revision 1.0,
1999-2000
— Base Address strap (BADDR) to setup the address
of the Index-Data register pair (defaults to 2Eh/2Fh)
— Flexible resource allocation for all logical devices:
Relocatable base address
15 IRQ routing options to serial IRQ
Up to four optional 8-bit DMA channels
— Configurable feature sets:
Software selectable
VSB3-powered pin multiplexing
Legacy Modules
s
Serial Port
— Software compatible with the NS16550A and the
NS16450
— Supports shadow register for write-only bit monitoring
— Data rates up to 1.5 Mbaud
s
IEEE 1284-compliant Parallel Port
— ECP, with Level 2 (14 mA sink and source output
buffers)
— Software or hardware control
— Enhanced Parallel Port (EPP) compatible with EPP
1.7 and EPP 1.9
— Supports EPP as mode 4 of the Extended Control
Register (ECR)
— Selection of internal pull-up or pull-down resistor for
Paper End (PE) pin
— Supports a demand DMA mode mechanism and a
DMA fairness mechanism for improved bus utilization
— Protection circuit that prevents damage to the
parallel port when a printer connected to it is pow-
ered up or is operated at high voltages (in both
cases, even if the PC87372 is in power-down state)
s
Floppy Disk Controller (FDC)
— Software compatible with the PC8477 (the PC8477
contains a superset of the FDC functions in the
µDP8473, NEC µPD765A/B and N82077 devices)
— Error-free handling of data overrun and underrun
— Programmable write protect
— Supports FM and MFM modes
— Supports Enhanced mode command for three-mode
Floppy Disk Drive (FDD)
— Perpendicular
recording
drive
support
for
2.88 MBytes
— Burst (16-byte FIFO) and Non-Burst modes
— Full support for IBM Tape Drive Register (TDR) im-
plementation of AT and PS/2 drive types
— High-performance digital separator
— Supports fast tape drives (2 Mbps) and standard
tape drives (1 Mbps, 500 Kbps and 250 Kbps)
s
Keyboard and Mouse Controller (KBC)
— 8-bit
microcontroller,
software
compatible
with
8042AH and PC87911
— Standard interface (60h, 64h, IRQ1 and IRQ12)
— Supports two external swapable PS/2 interfaces for
keyboard and mouse
— Programmable, dedicated quasi-bidirectional I/O
lines (GA20/P21, KBRST/P20)
General-Purpose Modules
s
General-Purpose I/O (GPIO) Ports
— 13 GPIO ports powered by VSB3
— Each pin individually configured as input or output
— Programmable features for each output pin:
Drive
type
(open-drain,
push-pull
or
TRI-STATE)
TRI-STATE on detection of falling VDD3 for
VSB3-powered pins driving VDD-supplied devices
— Programmable option for internal pull-up resistor on
each input pin
— Lock option for the configuration and data of each
output pin
— 12 GPIO ports generate IRQ/SIOPME for wake-up
events; each GPIO has separate:
Enable control of event status routing to IRQ
Enable control of event status routing to SIOPME
Polarity and edge/level selection
Programmable debouncing
s
Glue Functions
— Software selectable alternative functionality, through
pin multiplexing
— Generates the power-related signals:
Main Power good
Power distribution control (for switching between
Main and Standby regulators)
Resume reset (Master Reset) according to the
5V standby supply status
Main power supply turn on (PS_ON)
Rambus SCK clock gating
— Voltage translation between 3.3V levels (DDC) and
5V levels (VGA) for the SMBus serial clock and data
signals
— Isolation circuitry for the SMBus serial clock and
data signals
— Buffers PCI_RESET to generate three reset output
signals



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com