数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HT86XXX 数据表(PDF) 13 Page - Holtek Semiconductor Inc

部件名 HT86XXX
功能描述  8-Bit Voice Synthesizer MCU
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  HOLTEK [Holtek Semiconductor Inc]
网页  http://www.holtek.com
标志 HOLTEK - Holtek Semiconductor Inc

HT86XXX 数据表(HTML) 13 Page - Holtek Semiconductor Inc

Back Button HT86XXX Datasheet HTML 9Page - Holtek Semiconductor Inc HT86XXX Datasheet HTML 10Page - Holtek Semiconductor Inc HT86XXX Datasheet HTML 11Page - Holtek Semiconductor Inc HT86XXX Datasheet HTML 12Page - Holtek Semiconductor Inc HT86XXX Datasheet HTML 13Page - Holtek Semiconductor Inc HT86XXX Datasheet HTML 14Page - Holtek Semiconductor Inc HT86XXX Datasheet HTML 15Page - Holtek Semiconductor Inc HT86XXX Datasheet HTML 16Page - Holtek Semiconductor Inc HT86XXX Datasheet HTML 17Page - Holtek Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 28 page
background image
HT86XXX
Rev. 1.00
13
November 1, 2002
Stack register
- Stack
The stack register is a special part of the memory used
to save the contents of the program counter (PC). This
stack is organized into eight levels. It is neither part of
the data nor part of the program space, and cannot be
read or written to. Its activated level is indexed by a
stack pointer (SP) and cannot be read or written to. At a
subroutine call or interrupt acknowledgement, the con-
tents of the program counter are pushed onto the stack.
The program counter is restored to its previous value
from the stack at the end of subroutine or interrupt rou-
tine, which is signaled by return instruction (RET or
RETI). After a chip resets, SP will point to the top of the
stack.
The interrupt request flag will be recorded but the ac-
knowledgment will be inhibited when the stack is full and
a non-masked interrupt takes place. After the stack
pointer is decremented (by RET or RETI), the interrupt
request will be serviced. This feature prevents stack
overflow and allows programmers to use the structure
more easily. In a similar case, if the stack is full and a
²CALL² is subsequently executed, stack overflow oc-
curs and the first entry is lost.
Data memory
- RAM
The data memory is designed with 208
´8 bits. The data
memory is further divided into two functional groups,
namely, special function registers (00H~2AH) and gen-
eral purpose user data memory (30H~FFH). Although
most of them can be read or be written to, some are read
only.
The special function registers include an indirect ad-
dressing register (R0:00H), memory pointer register
(MP0:01H), accumulator (ACC:05H), program counter
lower-order byte register (PCL:06H), table pointer
(TBLP:07H), table higher-order byte register
(TBLH:08H), status register (STATUS:0AH), interrupt
control register 0 (INTC:0BH), Timer/Event Counter 0
(TMR0H:0CH,TMR0L:0DH), Timer/Event Counter 0
control register (TMR0C:0EH), Timer/Event Counter 1
(TMR1H:0FH, TMR1L:10H), Timer/Event Counter 1
control register (TMR1C:11H), I/O registers
(PA:12H,PB:14H,PC:16H), I/O control registers
(PAC:13H,PBC:15H,PCC:17H), voice ROM address
latch0[23:0] (LATCH0H:18H, LATCH0M:19H,
LATCH0L:1AH), voice ROM address latch1[23:0]
(LATCH1H:1BH, LATCH1M:1CH, LATCH1L:1DH), in-
terrupt control register 1 (INTCH:1EH), table pointer
higher-order byte register (TBHP:1FH), Timer Counter
2 (TMR2H:20H, TMR2L:21H), Timer Counter 2 control
register (TMR2C:22H), Timer Counter 3 (TMR3L:24H),
Timer Counter 3 control register (TMR3C:25H), voice
control register (VOICEC:26H), DAC output
(DAH:27H,DAL:28H), volume control register
(VOL:29H), voice ROM latch data register
(LATCHD:2AH).
The general purpose data memory, addressed from
30H~FFH, is used for data and control information un-
der instruction commands.
The areas in the RAM can directly handle the arithmetic,
logic, increment, decrement, and rotate operations. Ex-
cept some dedicated bits, each bit in the RAM can be
set and reset by
²SET [m].i² and ²CLR [m].i². They are
also indirectly accessible through the memory pointer
register 0 (MP0:01H) or the Memory Pointer register 1
(MP1:03H).
Address RAM Mapping
Read/Write
Description
00H
R0
R/W
Indirect addressing register 0
01H
MP0
R/W
Memory pointer 0
02H
R1
R/W
Indirect addressing register 1
03H
MP1
R/W
Memory pointer 1
04H
Unused
05H
ACC
R/W
Accumulator
06H
PCL
R/W
Program counter lower-order byte address
07H
TBLP
R/W
Table pointer lower-order byte address
08H
TBLH
R
Table higher-order byte content register
09H
WDTS
R/W
Watchdog Timer option setting register
0AH
STATUS
R/W
Status register
0BH
INTC
R/W
Interrupt control register 0
0CH
TMR0H
R/W
Timer/Event counter 0 higher-byte register
0DH
TMR0L
R/W
Timer/Event counter 0 lower-byte register
0EH
TMR0C
R/W
Timer/Event counter 0 control register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com