| 数据搜索系统,热门电子元器件搜索 |
|
MPC7457EC 数据表(PDF) 13 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC7457EC 数据表(HTML) 13 Page - Freescale Semiconductor, Inc |
|
13 / 68 page ![]() MPC7457 RISC Microprocessor Hardware Specifications, Rev. 5 Freescale Semiconductor 13 Electrical and Thermal Characteristics Table 5 provides the package thermal characteristics for the MPC7457. Table 6 provides the DC electrical characteristics for the MPC7457. Table 5. Package Thermal Characteristics 1 Characteristic Symbol Value Unit Notes MPC7447 MPC7457 Junction-to-ambient thermal resistance, natural convection RθJA 22 20 °C/W 2, 3 Junction-to-ambient thermal resistance, natural convection, four-layer (2s2p) board RθJMA 14 14 °C/W 2, 4 Junction-to-ambient thermal resistance, 200 ft/min airflow, single-layer (1s) board RθJMA 16 15 °C/W 2, 4 Junction-to-ambient thermal resistance, 200 ft/min airflow, four-layer (2s2p) board RθJMA 11 11 °C/W 2, 4 Junction-to-board thermal resistance RθJB 6 6 °C/W 5 Junction-to-case thermal resistance RθJC <0.1 <0.1 °C/W 6 Coefficient of thermal expansion 6.8 6.8 ppm/°C Notes: 1. Refer to Section 9.8, “Thermal Management Information,” for more details about thermal management. 2. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, airflow, power dissipation of other components on the board, and board thermal resistance. 3. Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal. 4. Per JEDEC JESD51-6 with the board horizontal. 5. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package. 6. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the calculated case temperature. The actual value of RθJC for the part is less than 0.1°C/W. Table 6. DC Electrical Specifications At recommended operating conditions. See Table 4. Characteristic Nominal Bus Voltage 1 Symbol Min Max Unit Notes Input high voltage (all inputs including SYSCLK) 1.5 VIH GVDD × 0.65 GVDD + 0.3 V 2 1.8 OVDD/GVDD × 0.65 OVDD/GVDD + 0.3 V 2.5 1.7 OVDD/GVDD + 0.3 V Input low voltage (all inputs including SYSCLK) 1.5 VIL –0.3 GVDD × 0.35 V 2, 6 1.8 –0.3 OVDD/GVDD × 0.35 V 2.5 –0.3 0.7 V Input leakage current, Vin = GVDD/OVDD — Iin — 30 µA 2, 3 High-impedance (off-state) leakage current, Vin = GVDD/OVDD — ITSI — 30 µA 2, 3, 4 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |