80960 datasheet(20/77 Pages) INTEL

20 / 77 page

80960JA/JF/JD/JT 3.3 V Microprocessor

Advance Information Datasheet

Table 4.

Pin Description — Processor Control Signals, Test Signals and Power

NAME

TYPE

DESCRIPTION

CLKIN

CLOCK INPUT provides the processor’s fundamental time base; both the processor

core and the external bus run at the CLKIN rate. All input and output timings are

specified relative to a rising CLKIN edge.

RESET

A(L)

RESET initializes the processor and clears its internal logic. During reset, the

processor places the address/data bus and control output pins in their idle (inactive)

states.

During reset, the input pins are ignored with the exception of LOCK/ONCE, STEST

and HOLD.

The RESET pin has an internal synchronizer. To ensure predictable processor

initialization during power up, RESET must be asserted a minimum of 10,000 CLKIN

cycles with VCC and CLKIN stable. On a warm reset, RESET should be asserted for

a minimum of 15 cycles.

STEST

S(L)

SELF TEST enables or disables the processor’s internal self-test feature at

initialization. STEST is examined at the end of reset. When STEST is asserted, the

processor performs its internal self-test and the external bus confidence test. When

STEST is deasserted, the processor performs only the external bus confidence test.

0 = self test disabled

1 = self test enabled

FAIL

R(0)

H(Q)

P(1)

FAIL indicates a failure of the processor’s built-in self-test performed during

initialization. FAIL is asserted immediately upon reset and toggles during self-test to

indicate the status of individual tests:

•

When self-test passes, the processor deasserts FAIL and begins operation from

user code.

•

When self-test fails, the processor asserts FAIL and then stops executing.

0 = self test failed

1 = self test passed

TCK

TEST CLOCK is a CPU input which provides the clocking function for IEEE 1149.1

Boundary Scan Testing (JTAG). State information and data are clocked into the

processor on the rising edge; data is clocked out of the processor on the falling edge.

TDI

S(L)

TEST DATA INPUT is the serial input pin for JTAG. TDI is sampled on the rising

edge of TCK, during the SHIFT-IR and SHIFT-DR states of the Test Access Port.

TDO

R(Q)

HQ)

P(Q)

TEST DATA OUTPUT is the serial output pin for JTAG. TDO is driven on the falling

edge of TCK during the SHIFT-IR and SHIFT-DR states of the Test Access Port. At

other times, TDO floats. TDO does not float during ONCE mode.

TRST

A(L)

TEST RESET asynchronously resets the Test Access Port (TAP) controller function

of IEEE 1149.1 Boundary Scan testing (JTAG). When using the Boundary Scan

feature, connect a pulldown resistor between this pin and VSS. If TAP is not used,

this pin must be connected to VSS; however, no resistor is required. See Section 4.3,

“Connection Recommendations” on page 40.

TMS

S(L)

TEST MODE SELECT is sampled at the rising edge of TCK to select the operation of

the test logic for IEEE 1149.1 Boundary Scan testing.

VCC

–

POWER pins intended for external connection to a VCC board plane.

VCCPLL

–

PLL POWER is a separate VCC supply pin for the phase lock loop clock generator. It

is intended for external connection to the VCC board plane. In noisy environments,

add a simple bypass filter circuit to reduce noise-induced clock jitter and its effects

on timing relationships.

VCC5

–

5 V REFERENCE VOLTAGE input is the reference voltage for the 5 V-tolerant I/O

buffers. This signal should be connected to +5 V for use with inputs which exceed

3.3 V. If all inputs are from 3.3 V components, this pin should be connected to 3.3 V.

VSS

–

GROUND pins intended for external connection to a VSS board plane.

–

NO CONNECT pins. Do not make any system connections to these pins.

80960 数据表(PDF) 20 Page - Intel Corporation

80960 数据表(HTML) 20 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

数据表下载

链接网址

80960 数据表(PDF) 20 Page - Intel Corporation

80960 数据表(HTML) 20 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

数据表 下载

链接网址

数据表下载